

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_main'
================================================================
* Date:           Tue Aug 13 10:21:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      869|      869|  2.896 us|  2.896 us|  869|  869|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_main  |      868|      868|       434|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 435
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 436 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_z_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_3_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 441 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 443 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_res_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 447 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 449 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_3_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 451 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 452 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_old_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 453 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 454 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 455 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_stream_str, i32 1, void @p_str, void @p_str, i32 68, i32 68, i32 %p_stream, i32 %p_stream"   --->   Operation 456 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rho"   --->   Operation 457 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%reg_alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %reg_alpha"   --->   Operation 458 'read' 'reg_alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 459 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @z_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %z_stream, i32 %z_stream"   --->   Operation 460 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @z_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %z_copy_1_stream, i32 %z_copy_1_stream"   --->   Operation 461 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @x_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_stream, i32 %x_stream"   --->   Operation 462 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_z_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_z_stream, i32 %x_hat_z_stream"   --->   Operation 463 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_u_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_u_stream, i32 %x_hat_u_stream"   --->   Operation 464 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_stream, i32 %x_hat_stream"   --->   Operation 465 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_3_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_copy_3_stream, i32 %x_hat_copy_3_stream"   --->   Operation 466 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_2_stream"   --->   Operation 467 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_1_stream"   --->   Operation 468 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_3_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %u_copy_3_stream, i32 %u_copy_3_stream"   --->   Operation 469 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %u_copy_2_stream, i32 %u_copy_2_stream"   --->   Operation 470 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %u_copy_1_stream, i32 %u_copy_1_stream"   --->   Operation 471 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @q_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %q_stream, i32 %q_stream"   --->   Operation 472 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 473 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 474 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 475 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.34ns)   --->   "%icmp_ln433 = icmp_eq  i2 %i_2, i2 2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 476 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 477 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.43ns)   --->   "%i_3 = add i2 %i_2, i2 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 478 'add' 'i_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %for.inc.split, void %for.inc.i93.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 479 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [2/2] (0.69ns)   --->   "%vec_q_bram_load = load i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 480 'load' 'vec_q_bram_load' <Predicate = (!icmp_ln433)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 481 [1/1] (0.38ns)   --->   "%store_ln433 = store i2 %i_3, i2 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 481 'store' 'store_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.38>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 482 'ret' 'ret_ln0' <Predicate = (icmp_ln433)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 483 [8/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 483 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 484 [1/2] (0.69ns)   --->   "%vec_q_bram_load = load i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 484 'load' 'vec_q_bram_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%bitcast_ln120 = bitcast i32 %vec_q_bram_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 485 'bitcast' 'bitcast_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 486 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_3 : Operation 487 [2/2] (0.69ns)   --->   "%vec_q_bram_load_1 = load i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 487 'load' 'vec_q_bram_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 488 [7/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 488 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 489 [1/2] (0.69ns)   --->   "%vec_q_bram_load_1 = load i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 489 'load' 'vec_q_bram_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln120_1 = bitcast i32 %vec_q_bram_load_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 490 'bitcast' 'bitcast_ln120_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 491 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_4 : Operation 492 [2/2] (0.69ns)   --->   "%vec_q_bram_load_2 = load i32 2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 492 'load' 'vec_q_bram_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 493 [6/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 493 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 494 [1/2] (0.69ns)   --->   "%vec_q_bram_load_2 = load i32 2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 494 'load' 'vec_q_bram_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln120_2 = bitcast i32 %vec_q_bram_load_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 495 'bitcast' 'bitcast_ln120_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 496 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_5 : Operation 497 [2/2] (0.69ns)   --->   "%vec_q_bram_load_3 = load i32 3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 497 'load' 'vec_q_bram_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 498 [5/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 498 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 499 [1/2] (0.69ns)   --->   "%vec_q_bram_load_3 = load i32 3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 499 'load' 'vec_q_bram_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln120_3 = bitcast i32 %vec_q_bram_load_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 500 'bitcast' 'bitcast_ln120_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 501 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_6 : Operation 502 [2/2] (0.69ns)   --->   "%vec_q_bram_load_4 = load i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 502 'load' 'vec_q_bram_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 503 [4/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 503 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 504 [1/2] (0.69ns)   --->   "%vec_q_bram_load_4 = load i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 504 'load' 'vec_q_bram_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln120_4 = bitcast i32 %vec_q_bram_load_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 505 'bitcast' 'bitcast_ln120_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 506 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_7 : Operation 507 [2/2] (0.69ns)   --->   "%vec_q_bram_load_5 = load i32 5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 507 'load' 'vec_q_bram_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.91>
ST_8 : Operation 508 [3/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 508 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 509 [1/2] (0.69ns)   --->   "%vec_q_bram_load_5 = load i32 5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 509 'load' 'vec_q_bram_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln120_5 = bitcast i32 %vec_q_bram_load_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 510 'bitcast' 'bitcast_ln120_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 511 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_8 : Operation 512 [2/2] (0.69ns)   --->   "%vec_q_bram_load_6 = load i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 512 'load' 'vec_q_bram_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 1.91>
ST_9 : Operation 513 [2/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 513 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 514 [1/2] (0.69ns)   --->   "%vec_q_bram_load_6 = load i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 514 'load' 'vec_q_bram_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln120_6 = bitcast i32 %vec_q_bram_load_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 515 'bitcast' 'bitcast_ln120_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 516 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_9 : Operation 517 [2/2] (0.69ns)   --->   "%vec_q_bram_load_7 = load i32 7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 517 'load' 'vec_q_bram_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.91>
ST_10 : Operation 518 [1/8] (0.00ns)   --->   "%call_ln437 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:437]   --->   Operation 518 'call' 'call_ln437' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 519 [1/2] (0.69ns)   --->   "%vec_q_bram_load_7 = load i32 7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 519 'load' 'vec_q_bram_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln120_7 = bitcast i32 %vec_q_bram_load_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 520 'bitcast' 'bitcast_ln120_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (1.21ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln120_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:120]   --->   Operation 521 'write' 'write_ln120' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.00>

State 50 <SV = 49> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>

State 52 <SV = 51> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.00>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>

State 56 <SV = 55> <Delay = 0.00>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 0.00>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.00>

State 77 <SV = 76> <Delay = 0.00>

State 78 <SV = 77> <Delay = 0.00>

State 79 <SV = 78> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.00>

State 81 <SV = 80> <Delay = 0.00>

State 82 <SV = 81> <Delay = 0.00>

State 83 <SV = 82> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.00>

State 88 <SV = 87> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.00>

State 92 <SV = 91> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.00>

State 95 <SV = 94> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.00>

State 98 <SV = 97> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.00>

State 100 <SV = 99> <Delay = 0.00>

State 101 <SV = 100> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.00>

State 103 <SV = 102> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.00>

State 105 <SV = 104> <Delay = 0.00>

State 106 <SV = 105> <Delay = 0.00>

State 107 <SV = 106> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>

State 109 <SV = 108> <Delay = 0.00>

State 110 <SV = 109> <Delay = 0.00>

State 111 <SV = 110> <Delay = 0.00>

State 112 <SV = 111> <Delay = 1.21>
ST_112 : Operation 522 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 522 'read' 'z_copy_2_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_112 : Operation 523 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 523 'read' 'u_copy_1_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_112 : Operation 524 [1/1] (1.21ns)   --->   "%q_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 524 'read' 'q_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_112 : Operation 525 [1/1] (1.21ns)   --->   "%z_old_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 525 'read' 'z_old_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_112 : Operation 526 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 526 'read' 'u_copy_2_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_112 : Operation 527 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 527 'read' 'u_copy_3_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 113 <SV = 112> <Delay = 2.34>
ST_113 : Operation 528 [1/1] (0.00ns)   --->   "%in1_val = bitcast i32 %z_copy_2_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 528 'bitcast' 'in1_val' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 529 [1/1] (0.00ns)   --->   "%in2_val = bitcast i32 %u_copy_1_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 529 'bitcast' 'in2_val' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 530 [7/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 530 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 531 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 531 'read' 'z_copy_2_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_113 : Operation 532 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 532 'read' 'u_copy_1_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_113 : Operation 533 [1/1] (1.21ns)   --->   "%q_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 533 'read' 'q_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_113 : Operation 534 [1/1] (1.21ns)   --->   "%z_old_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 534 'read' 'z_old_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_113 : Operation 535 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 535 'read' 'u_copy_2_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_113 : Operation 536 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 536 'read' 'u_copy_3_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 114 <SV = 113> <Delay = 2.34>
ST_114 : Operation 537 [6/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 537 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 538 [1/1] (0.00ns)   --->   "%in1_val_1 = bitcast i32 %z_copy_2_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 538 'bitcast' 'in1_val_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 539 [1/1] (0.00ns)   --->   "%in2_val_1 = bitcast i32 %u_copy_1_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 539 'bitcast' 'in2_val_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 540 [7/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 540 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 541 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 541 'read' 'z_copy_2_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_114 : Operation 542 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 542 'read' 'u_copy_1_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_114 : Operation 543 [1/1] (1.21ns)   --->   "%q_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 543 'read' 'q_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_114 : Operation 544 [1/1] (0.00ns)   --->   "%z_val_1 = bitcast i32 %z_old_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 544 'bitcast' 'z_val_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 545 [4/4] (2.32ns)   --->   "%tmp_2_1 = fmul i32 %reg_alpha_read, i32 %z_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 545 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 546 [1/1] (1.21ns)   --->   "%z_old_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 546 'read' 'z_old_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_114 : Operation 547 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 547 'read' 'u_copy_2_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_114 : Operation 548 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 548 'read' 'u_copy_3_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 115 <SV = 114> <Delay = 2.34>
ST_115 : Operation 549 [5/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 549 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 550 [6/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 550 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 551 [1/1] (0.00ns)   --->   "%in1_val_2 = bitcast i32 %z_copy_2_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 551 'bitcast' 'in1_val_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 552 [1/1] (0.00ns)   --->   "%in2_val_2 = bitcast i32 %u_copy_1_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 552 'bitcast' 'in2_val_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 553 [7/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 553 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 554 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 554 'read' 'z_copy_2_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_115 : Operation 555 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 555 'read' 'u_copy_1_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_115 : Operation 556 [1/1] (1.21ns)   --->   "%q_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 556 'read' 'q_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_115 : Operation 557 [3/4] (2.32ns)   --->   "%tmp_2_1 = fmul i32 %reg_alpha_read, i32 %z_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 557 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 558 [1/1] (1.21ns)   --->   "%z_old_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 558 'read' 'z_old_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_115 : Operation 559 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 559 'read' 'u_copy_2_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_115 : Operation 560 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 560 'read' 'u_copy_3_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 116 <SV = 115> <Delay = 2.34>
ST_116 : Operation 561 [4/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 561 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 562 [5/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 562 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 563 [6/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 563 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 564 [1/1] (0.00ns)   --->   "%in1_val_3 = bitcast i32 %z_copy_2_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 564 'bitcast' 'in1_val_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 565 [1/1] (0.00ns)   --->   "%in2_val_3 = bitcast i32 %u_copy_1_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 565 'bitcast' 'in2_val_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 566 [7/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 566 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 567 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 567 'read' 'z_copy_2_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_116 : Operation 568 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 568 'read' 'u_copy_1_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_116 : Operation 569 [1/1] (1.21ns)   --->   "%q_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 569 'read' 'q_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_116 : Operation 570 [2/4] (2.32ns)   --->   "%tmp_2_1 = fmul i32 %reg_alpha_read, i32 %z_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 570 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 571 [1/1] (1.21ns)   --->   "%z_old_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 571 'read' 'z_old_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_116 : Operation 572 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 572 'read' 'u_copy_2_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_116 : Operation 573 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 573 'read' 'u_copy_3_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 117 <SV = 116> <Delay = 2.34>
ST_117 : Operation 574 [3/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 574 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 575 [4/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 575 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 576 [5/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 576 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 577 [6/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 577 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 578 [1/1] (0.00ns)   --->   "%in1_val_4 = bitcast i32 %z_copy_2_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 578 'bitcast' 'in1_val_4' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 579 [1/1] (0.00ns)   --->   "%in2_val_4 = bitcast i32 %u_copy_1_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 579 'bitcast' 'in2_val_4' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 580 [7/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 580 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 581 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 581 'read' 'z_copy_2_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_117 : Operation 582 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 582 'read' 'u_copy_1_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_117 : Operation 583 [1/1] (1.21ns)   --->   "%q_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 583 'read' 'q_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_117 : Operation 584 [1/4] (2.32ns)   --->   "%tmp_2_1 = fmul i32 %reg_alpha_read, i32 %z_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 584 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 585 [1/1] (1.21ns)   --->   "%z_old_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 585 'read' 'z_old_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_117 : Operation 586 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 586 'read' 'u_copy_2_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_117 : Operation 587 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 587 'read' 'u_copy_3_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 118 <SV = 117> <Delay = 2.34>
ST_118 : Operation 588 [2/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 588 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 589 [3/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 589 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 590 [4/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 590 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 591 [5/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 591 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 592 [6/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 592 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 593 [1/1] (0.00ns)   --->   "%in1_val_5 = bitcast i32 %z_copy_2_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 593 'bitcast' 'in1_val_5' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 594 [1/1] (0.00ns)   --->   "%in2_val_5 = bitcast i32 %u_copy_1_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 594 'bitcast' 'in2_val_5' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 595 [7/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 595 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 596 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 596 'read' 'z_copy_2_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_118 : Operation 597 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 597 'read' 'u_copy_1_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_118 : Operation 598 [1/1] (1.21ns)   --->   "%q_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 598 'read' 'q_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_118 : Operation 599 [1/1] (1.21ns)   --->   "%z_old_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 599 'read' 'z_old_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_118 : Operation 600 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 600 'read' 'u_copy_2_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_118 : Operation 601 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 601 'read' 'u_copy_3_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 119 <SV = 118> <Delay = 2.34>
ST_119 : Operation 602 [1/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 602 'fsub' 'result' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 603 [2/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 603 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 604 [3/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 604 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 605 [4/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 605 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 606 [5/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 606 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 607 [6/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 607 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 608 [1/1] (0.00ns)   --->   "%in1_val_6 = bitcast i32 %z_copy_2_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 608 'bitcast' 'in1_val_6' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 609 [1/1] (0.00ns)   --->   "%in2_val_6 = bitcast i32 %u_copy_1_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 609 'bitcast' 'in2_val_6' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 610 [7/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 610 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 611 [1/1] (1.21ns)   --->   "%z_copy_2_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 611 'read' 'z_copy_2_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_119 : Operation 612 [1/1] (1.21ns)   --->   "%u_copy_1_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 612 'read' 'u_copy_1_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_119 : Operation 613 [1/1] (1.21ns)   --->   "%q_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %q_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 613 'read' 'q_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_119 : Operation 614 [1/1] (1.21ns)   --->   "%z_old_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 614 'read' 'z_old_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_119 : Operation 615 [1/1] (1.21ns)   --->   "%u_copy_2_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 615 'read' 'u_copy_2_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_119 : Operation 616 [1/1] (1.21ns)   --->   "%u_copy_3_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 616 'read' 'u_copy_3_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 120 <SV = 119> <Delay = 2.34>
ST_120 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %result" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 617 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 618 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 618 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_120 : Operation 619 [1/7] (2.34ns)   --->   "%result_1 = fsub i32 %in1_val_1, i32 %in2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 619 'fsub' 'result_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 620 [2/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 620 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 621 [3/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 621 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 622 [4/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 622 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 623 [5/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 623 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 624 [6/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 624 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 625 [1/1] (0.00ns)   --->   "%in1_val_7 = bitcast i32 %z_copy_2_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 625 'bitcast' 'in1_val_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 626 [1/1] (0.00ns)   --->   "%in2_val_7 = bitcast i32 %u_copy_1_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 626 'bitcast' 'in2_val_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 627 [7/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 627 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 628 [1/1] (0.00ns)   --->   "%z_val = bitcast i32 %z_old_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 628 'bitcast' 'z_val' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 629 [4/4] (2.32ns)   --->   "%tmp_2 = fmul i32 %reg_alpha_read, i32 %z_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 629 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 630 [1/1] (0.00ns)   --->   "%z_val_2 = bitcast i32 %z_old_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 630 'bitcast' 'z_val_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 631 [4/4] (2.32ns)   --->   "%tmp_2_2 = fmul i32 %reg_alpha_read, i32 %z_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 631 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 632 [1/1] (0.00ns)   --->   "%z_val_3 = bitcast i32 %z_old_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 632 'bitcast' 'z_val_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 633 [4/4] (2.32ns)   --->   "%tmp_2_3 = fmul i32 %reg_alpha_read, i32 %z_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 633 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 634 [1/1] (0.00ns)   --->   "%z_val_4 = bitcast i32 %z_old_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 634 'bitcast' 'z_val_4' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 635 [4/4] (2.32ns)   --->   "%tmp_2_4 = fmul i32 %reg_alpha_read, i32 %z_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 635 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 636 [1/1] (0.00ns)   --->   "%z_val_5 = bitcast i32 %z_old_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 636 'bitcast' 'z_val_5' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 637 [4/4] (2.32ns)   --->   "%tmp_2_5 = fmul i32 %reg_alpha_read, i32 %z_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 637 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 638 [1/1] (0.00ns)   --->   "%z_val_6 = bitcast i32 %z_old_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 638 'bitcast' 'z_val_6' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 639 [4/4] (2.32ns)   --->   "%tmp_2_6 = fmul i32 %reg_alpha_read, i32 %z_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 639 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 640 [1/1] (0.00ns)   --->   "%z_val_7 = bitcast i32 %z_old_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:162]   --->   Operation 640 'bitcast' 'z_val_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 641 [4/4] (2.32ns)   --->   "%tmp_2_7 = fmul i32 %reg_alpha_read, i32 %z_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 641 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.34>
ST_121 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %result_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 642 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 643 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 643 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_121 : Operation 644 [1/7] (2.34ns)   --->   "%result_2 = fsub i32 %in1_val_2, i32 %in2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 644 'fsub' 'result_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 645 [2/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 645 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 646 [3/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 646 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 647 [4/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 647 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 648 [5/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 648 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 649 [6/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 649 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 650 [3/4] (2.32ns)   --->   "%tmp_2 = fmul i32 %reg_alpha_read, i32 %z_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 650 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 651 [3/4] (2.32ns)   --->   "%tmp_2_2 = fmul i32 %reg_alpha_read, i32 %z_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 651 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 652 [3/4] (2.32ns)   --->   "%tmp_2_3 = fmul i32 %reg_alpha_read, i32 %z_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 652 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 653 [3/4] (2.32ns)   --->   "%tmp_2_4 = fmul i32 %reg_alpha_read, i32 %z_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 653 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 654 [3/4] (2.32ns)   --->   "%tmp_2_5 = fmul i32 %reg_alpha_read, i32 %z_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 654 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 655 [3/4] (2.32ns)   --->   "%tmp_2_6 = fmul i32 %reg_alpha_read, i32 %z_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 655 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 656 [3/4] (2.32ns)   --->   "%tmp_2_7 = fmul i32 %reg_alpha_read, i32 %z_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 656 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.34>
ST_122 : Operation 657 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %result_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 657 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 658 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 658 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_122 : Operation 659 [1/7] (2.34ns)   --->   "%result_3 = fsub i32 %in1_val_3, i32 %in2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 659 'fsub' 'result_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 660 [2/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 660 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 661 [3/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 661 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 662 [4/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 662 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 663 [5/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 663 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 664 [2/4] (2.32ns)   --->   "%tmp_2 = fmul i32 %reg_alpha_read, i32 %z_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 664 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 665 [2/4] (2.32ns)   --->   "%tmp_2_2 = fmul i32 %reg_alpha_read, i32 %z_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 665 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 666 [2/4] (2.32ns)   --->   "%tmp_2_3 = fmul i32 %reg_alpha_read, i32 %z_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 666 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 667 [2/4] (2.32ns)   --->   "%tmp_2_4 = fmul i32 %reg_alpha_read, i32 %z_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 667 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 668 [2/4] (2.32ns)   --->   "%tmp_2_5 = fmul i32 %reg_alpha_read, i32 %z_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 668 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 669 [2/4] (2.32ns)   --->   "%tmp_2_6 = fmul i32 %reg_alpha_read, i32 %z_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 669 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 670 [2/4] (2.32ns)   --->   "%tmp_2_7 = fmul i32 %reg_alpha_read, i32 %z_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 670 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.34>
ST_123 : Operation 671 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast i32 %result_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 671 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 672 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 672 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_123 : Operation 673 [1/7] (2.34ns)   --->   "%result_4 = fsub i32 %in1_val_4, i32 %in2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 673 'fsub' 'result_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 674 [2/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 674 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 675 [3/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 675 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 676 [4/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 676 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 677 [1/4] (2.32ns)   --->   "%tmp_2 = fmul i32 %reg_alpha_read, i32 %z_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 677 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 678 [1/4] (2.32ns)   --->   "%tmp_2_2 = fmul i32 %reg_alpha_read, i32 %z_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 678 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 679 [1/4] (2.32ns)   --->   "%tmp_2_3 = fmul i32 %reg_alpha_read, i32 %z_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 679 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 680 [1/4] (2.32ns)   --->   "%tmp_2_4 = fmul i32 %reg_alpha_read, i32 %z_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 680 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 681 [1/4] (2.32ns)   --->   "%tmp_2_5 = fmul i32 %reg_alpha_read, i32 %z_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 681 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 682 [1/4] (2.32ns)   --->   "%tmp_2_6 = fmul i32 %reg_alpha_read, i32 %z_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 682 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 683 [1/4] (2.32ns)   --->   "%tmp_2_7 = fmul i32 %reg_alpha_read, i32 %z_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:164]   --->   Operation 683 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.34>
ST_124 : Operation 684 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast i32 %result_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 684 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 685 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 685 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_124 : Operation 686 [1/7] (2.34ns)   --->   "%result_5 = fsub i32 %in1_val_5, i32 %in2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 686 'fsub' 'result_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 687 [2/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 687 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 688 [3/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 688 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.34>
ST_125 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast i32 %result_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 689 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 690 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 690 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_125 : Operation 691 [1/7] (2.34ns)   --->   "%result_6 = fsub i32 %in1_val_6, i32 %in2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 691 'fsub' 'result_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 692 [2/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 692 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.34>
ST_126 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast i32 %result_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 693 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 694 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 694 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_126 : Operation 695 [1/7] (2.34ns)   --->   "%result_7 = fsub i32 %in1_val_7, i32 %in2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 695 'fsub' 'result_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 1.21>
ST_127 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast i32 %result_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 696 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 697 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_u_stream, i32 %bitcast_ln34_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 697 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 128 <SV = 127> <Delay = 0.00>
ST_128 : Operation 698 [183/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 698 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.00>
ST_129 : Operation 699 [182/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 699 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 0.00>
ST_130 : Operation 700 [181/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 700 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 0.00>
ST_131 : Operation 701 [180/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 701 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 0.00>
ST_132 : Operation 702 [179/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 702 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 0.00>
ST_133 : Operation 703 [178/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 703 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 133> <Delay = 0.00>
ST_134 : Operation 704 [177/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 704 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 134> <Delay = 0.00>
ST_135 : Operation 705 [176/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 705 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 135> <Delay = 0.00>
ST_136 : Operation 706 [175/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 706 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 0.00>
ST_137 : Operation 707 [174/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 707 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 0.00>
ST_138 : Operation 708 [173/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 708 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 138> <Delay = 0.00>
ST_139 : Operation 709 [172/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 709 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 139> <Delay = 0.00>
ST_140 : Operation 710 [171/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 710 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 0.00>
ST_141 : Operation 711 [170/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 711 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 0.00>
ST_142 : Operation 712 [169/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 712 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 142> <Delay = 0.00>
ST_143 : Operation 713 [168/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 713 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 143> <Delay = 0.00>
ST_144 : Operation 714 [167/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 714 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 144> <Delay = 0.00>
ST_145 : Operation 715 [166/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 715 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 0.00>
ST_146 : Operation 716 [165/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 716 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 0.00>
ST_147 : Operation 717 [164/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 717 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 0.00>
ST_148 : Operation 718 [163/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 718 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 0.00>
ST_149 : Operation 719 [162/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 719 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 0.00>
ST_150 : Operation 720 [161/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 720 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 0.00>
ST_151 : Operation 721 [160/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 721 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 0.00>
ST_152 : Operation 722 [159/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 722 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 0.00>
ST_153 : Operation 723 [158/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 723 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 0.00>
ST_154 : Operation 724 [157/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 724 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 154> <Delay = 0.00>
ST_155 : Operation 725 [156/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 725 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 155> <Delay = 0.00>
ST_156 : Operation 726 [155/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 726 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 156> <Delay = 0.00>
ST_157 : Operation 727 [154/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 727 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 157> <Delay = 0.00>
ST_158 : Operation 728 [153/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 728 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 158> <Delay = 0.00>
ST_159 : Operation 729 [152/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 729 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 159> <Delay = 0.00>
ST_160 : Operation 730 [151/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 730 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 160> <Delay = 0.00>
ST_161 : Operation 731 [150/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 731 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 161> <Delay = 0.00>
ST_162 : Operation 732 [149/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 732 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 162> <Delay = 0.00>
ST_163 : Operation 733 [148/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 733 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 163> <Delay = 0.00>
ST_164 : Operation 734 [147/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 734 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 164> <Delay = 0.00>
ST_165 : Operation 735 [146/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 735 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 165> <Delay = 0.00>
ST_166 : Operation 736 [145/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 736 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 166> <Delay = 0.00>
ST_167 : Operation 737 [144/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 737 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 167> <Delay = 0.00>
ST_168 : Operation 738 [143/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 738 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 168> <Delay = 0.00>
ST_169 : Operation 739 [142/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 739 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 169> <Delay = 0.00>
ST_170 : Operation 740 [141/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 740 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 170> <Delay = 0.00>
ST_171 : Operation 741 [140/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 741 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 171> <Delay = 0.00>
ST_172 : Operation 742 [139/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 742 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 172> <Delay = 0.00>
ST_173 : Operation 743 [138/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 743 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 173> <Delay = 0.00>
ST_174 : Operation 744 [137/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 744 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 174> <Delay = 0.00>
ST_175 : Operation 745 [136/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 745 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 175> <Delay = 0.00>
ST_176 : Operation 746 [135/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 746 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 176> <Delay = 0.00>
ST_177 : Operation 747 [134/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 747 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 177> <Delay = 0.00>
ST_178 : Operation 748 [133/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 748 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 178> <Delay = 0.00>
ST_179 : Operation 749 [132/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 749 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 179> <Delay = 0.00>
ST_180 : Operation 750 [131/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 750 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 180> <Delay = 0.00>
ST_181 : Operation 751 [130/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 751 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 181> <Delay = 0.00>
ST_182 : Operation 752 [129/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 752 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 182> <Delay = 0.00>
ST_183 : Operation 753 [128/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 753 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 183> <Delay = 0.00>
ST_184 : Operation 754 [127/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 754 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 184> <Delay = 0.00>
ST_185 : Operation 755 [126/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 755 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 185> <Delay = 0.00>
ST_186 : Operation 756 [125/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 756 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 186> <Delay = 0.00>
ST_187 : Operation 757 [124/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 757 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 187> <Delay = 0.00>
ST_188 : Operation 758 [123/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 758 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 188> <Delay = 0.00>
ST_189 : Operation 759 [122/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 759 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 189> <Delay = 0.00>
ST_190 : Operation 760 [121/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 760 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 190> <Delay = 0.00>
ST_191 : Operation 761 [120/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 761 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 191> <Delay = 0.00>
ST_192 : Operation 762 [119/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 762 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 192> <Delay = 0.00>
ST_193 : Operation 763 [118/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 763 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 193> <Delay = 0.00>
ST_194 : Operation 764 [117/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 764 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 194> <Delay = 0.00>
ST_195 : Operation 765 [116/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 765 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 195> <Delay = 0.00>
ST_196 : Operation 766 [115/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 766 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 196> <Delay = 0.00>
ST_197 : Operation 767 [114/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 767 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 197> <Delay = 0.00>
ST_198 : Operation 768 [113/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 768 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 198> <Delay = 0.00>
ST_199 : Operation 769 [112/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 769 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 199> <Delay = 0.00>
ST_200 : Operation 770 [111/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 770 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 200> <Delay = 0.00>
ST_201 : Operation 771 [110/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 771 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 202 <SV = 201> <Delay = 0.00>
ST_202 : Operation 772 [109/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 772 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 202> <Delay = 0.00>
ST_203 : Operation 773 [108/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 773 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 203> <Delay = 0.00>
ST_204 : Operation 774 [107/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 774 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 204> <Delay = 0.00>
ST_205 : Operation 775 [106/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 775 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 205> <Delay = 0.00>
ST_206 : Operation 776 [105/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 776 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 206> <Delay = 0.00>
ST_207 : Operation 777 [104/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 777 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 207> <Delay = 0.00>
ST_208 : Operation 778 [103/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 778 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 208> <Delay = 0.00>
ST_209 : Operation 779 [102/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 779 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 209> <Delay = 0.00>
ST_210 : Operation 780 [101/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 780 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 210> <Delay = 0.00>
ST_211 : Operation 781 [100/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 781 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 212 <SV = 211> <Delay = 0.00>
ST_212 : Operation 782 [99/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 782 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 212> <Delay = 0.00>
ST_213 : Operation 783 [98/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 783 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 213> <Delay = 0.00>
ST_214 : Operation 784 [97/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 784 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 214> <Delay = 0.00>
ST_215 : Operation 785 [96/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 785 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 215> <Delay = 0.00>
ST_216 : Operation 786 [95/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 786 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 216> <Delay = 0.00>
ST_217 : Operation 787 [94/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 787 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 217> <Delay = 0.00>
ST_218 : Operation 788 [93/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 788 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 218> <Delay = 0.00>
ST_219 : Operation 789 [92/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 789 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 219> <Delay = 0.00>
ST_220 : Operation 790 [91/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 790 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 220> <Delay = 0.00>
ST_221 : Operation 791 [90/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 791 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 221> <Delay = 0.00>
ST_222 : Operation 792 [89/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 792 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 222> <Delay = 0.00>
ST_223 : Operation 793 [88/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 793 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 223> <Delay = 0.00>
ST_224 : Operation 794 [87/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 794 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 224> <Delay = 0.00>
ST_225 : Operation 795 [86/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 795 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 225> <Delay = 0.00>
ST_226 : Operation 796 [85/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 796 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 226> <Delay = 0.00>
ST_227 : Operation 797 [84/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 797 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 228 <SV = 227> <Delay = 0.00>
ST_228 : Operation 798 [83/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 798 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 228> <Delay = 0.00>
ST_229 : Operation 799 [82/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 799 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 229> <Delay = 0.00>
ST_230 : Operation 800 [81/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 800 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 230> <Delay = 0.00>
ST_231 : Operation 801 [80/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 801 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 231> <Delay = 0.00>
ST_232 : Operation 802 [79/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 802 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 232> <Delay = 0.00>
ST_233 : Operation 803 [78/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 803 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 233> <Delay = 0.00>
ST_234 : Operation 804 [77/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 804 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 234> <Delay = 0.00>
ST_235 : Operation 805 [76/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 805 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 235> <Delay = 0.00>
ST_236 : Operation 806 [75/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 806 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 236> <Delay = 0.00>
ST_237 : Operation 807 [74/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 807 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 237> <Delay = 0.00>
ST_238 : Operation 808 [73/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 808 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 238> <Delay = 0.00>
ST_239 : Operation 809 [72/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 809 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 239> <Delay = 0.00>
ST_240 : Operation 810 [71/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 810 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 240> <Delay = 0.00>
ST_241 : Operation 811 [70/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 811 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 241> <Delay = 0.00>
ST_242 : Operation 812 [69/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 812 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 242> <Delay = 0.00>
ST_243 : Operation 813 [68/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 813 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 243> <Delay = 0.00>
ST_244 : Operation 814 [67/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 814 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 244> <Delay = 0.00>
ST_245 : Operation 815 [66/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 815 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 245> <Delay = 0.00>
ST_246 : Operation 816 [65/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 816 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 246> <Delay = 0.00>
ST_247 : Operation 817 [64/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 817 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 247> <Delay = 0.00>
ST_248 : Operation 818 [63/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 818 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 248> <Delay = 0.00>
ST_249 : Operation 819 [62/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 819 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 249> <Delay = 0.00>
ST_250 : Operation 820 [61/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 820 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 250> <Delay = 0.00>
ST_251 : Operation 821 [60/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 821 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 251> <Delay = 0.00>
ST_252 : Operation 822 [59/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 822 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 252> <Delay = 0.00>
ST_253 : Operation 823 [58/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 823 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 253> <Delay = 0.00>
ST_254 : Operation 824 [57/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 824 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 254> <Delay = 0.00>
ST_255 : Operation 825 [56/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 825 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 255> <Delay = 0.00>
ST_256 : Operation 826 [55/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 826 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 256> <Delay = 0.00>
ST_257 : Operation 827 [54/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 827 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 257> <Delay = 0.00>
ST_258 : Operation 828 [53/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 828 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 258> <Delay = 0.00>
ST_259 : Operation 829 [52/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 829 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 259> <Delay = 0.00>
ST_260 : Operation 830 [51/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 830 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 260> <Delay = 0.00>
ST_261 : Operation 831 [50/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 831 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 261> <Delay = 0.00>
ST_262 : Operation 832 [49/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 832 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 262> <Delay = 0.00>
ST_263 : Operation 833 [48/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 833 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 263> <Delay = 0.00>
ST_264 : Operation 834 [47/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 834 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 264> <Delay = 0.00>
ST_265 : Operation 835 [46/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 835 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 266 <SV = 265> <Delay = 0.00>
ST_266 : Operation 836 [45/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 836 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 266> <Delay = 0.00>
ST_267 : Operation 837 [44/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 837 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 267> <Delay = 0.00>
ST_268 : Operation 838 [43/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 838 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 268> <Delay = 0.00>
ST_269 : Operation 839 [42/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 839 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 269> <Delay = 0.00>
ST_270 : Operation 840 [41/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 840 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 271 <SV = 270> <Delay = 0.00>
ST_271 : Operation 841 [40/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 841 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 272 <SV = 271> <Delay = 0.00>
ST_272 : Operation 842 [39/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 842 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 272> <Delay = 0.00>
ST_273 : Operation 843 [38/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 843 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 273> <Delay = 0.00>
ST_274 : Operation 844 [37/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 844 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 275 <SV = 274> <Delay = 0.00>
ST_275 : Operation 845 [36/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 845 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 276 <SV = 275> <Delay = 0.00>
ST_276 : Operation 846 [35/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 846 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 277 <SV = 276> <Delay = 0.00>
ST_277 : Operation 847 [34/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 847 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 277> <Delay = 0.00>
ST_278 : Operation 848 [33/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 848 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 279 <SV = 278> <Delay = 0.00>
ST_279 : Operation 849 [32/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 849 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 280 <SV = 279> <Delay = 0.00>
ST_280 : Operation 850 [31/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 850 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 281 <SV = 280> <Delay = 0.00>
ST_281 : Operation 851 [30/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 851 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 282 <SV = 281> <Delay = 0.00>
ST_282 : Operation 852 [29/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 852 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 283 <SV = 282> <Delay = 0.00>
ST_283 : Operation 853 [28/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 853 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 284 <SV = 283> <Delay = 0.00>
ST_284 : Operation 854 [27/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 854 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 285 <SV = 284> <Delay = 0.00>
ST_285 : Operation 855 [26/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 855 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 286 <SV = 285> <Delay = 0.00>
ST_286 : Operation 856 [25/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 856 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 287 <SV = 286> <Delay = 0.00>
ST_287 : Operation 857 [24/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 857 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 288 <SV = 287> <Delay = 0.00>
ST_288 : Operation 858 [23/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 858 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 289 <SV = 288> <Delay = 0.00>
ST_289 : Operation 859 [22/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 859 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 290 <SV = 289> <Delay = 0.00>
ST_290 : Operation 860 [21/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 860 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 290> <Delay = 0.00>
ST_291 : Operation 861 [20/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 861 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 292 <SV = 291> <Delay = 0.00>
ST_292 : Operation 862 [19/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 862 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 293 <SV = 292> <Delay = 0.00>
ST_293 : Operation 863 [18/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 863 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 294 <SV = 293> <Delay = 0.00>
ST_294 : Operation 864 [17/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 864 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 295 <SV = 294> <Delay = 0.00>
ST_295 : Operation 865 [16/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 865 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 296 <SV = 295> <Delay = 0.00>
ST_296 : Operation 866 [15/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 866 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 297 <SV = 296> <Delay = 0.00>
ST_297 : Operation 867 [14/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 867 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 298 <SV = 297> <Delay = 0.00>
ST_298 : Operation 868 [13/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 868 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 299 <SV = 298> <Delay = 0.00>
ST_299 : Operation 869 [12/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 869 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 300 <SV = 299> <Delay = 0.00>
ST_300 : Operation 870 [11/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 870 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 300> <Delay = 0.00>
ST_301 : Operation 871 [10/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 871 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 301> <Delay = 0.00>
ST_302 : Operation 872 [9/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 872 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 303 <SV = 302> <Delay = 0.00>
ST_303 : Operation 873 [8/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 873 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 303> <Delay = 0.00>
ST_304 : Operation 874 [7/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 874 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 304> <Delay = 0.00>
ST_305 : Operation 875 [6/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 875 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 306 <SV = 305> <Delay = 0.00>
ST_306 : Operation 876 [5/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 876 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 307 <SV = 306> <Delay = 0.00>
ST_307 : Operation 877 [4/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 877 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 308 <SV = 307> <Delay = 0.00>
ST_308 : Operation 878 [3/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 878 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 309 <SV = 308> <Delay = 0.00>
ST_309 : Operation 879 [2/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 879 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 310 <SV = 309> <Delay = 0.00>
ST_310 : Operation 880 [1/183] (0.00ns)   --->   "%call_ln441 = call void @mac, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:441]   --->   Operation 880 'call' 'call_ln441' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 311 <SV = 310> <Delay = 1.21>
ST_311 : Operation 881 [1/1] (1.21ns)   --->   "%mac_res_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 881 'read' 'mac_res_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 312 <SV = 311> <Delay = 2.34>
ST_312 : Operation 882 [1/1] (0.00ns)   --->   "%mac_1_1 = bitcast i32 %mac_res_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 882 'bitcast' 'mac_1_1' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 883 [1/1] (0.00ns)   --->   "%q = bitcast i32 %q_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 883 'bitcast' 'q' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 884 [7/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 884 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 885 [1/1] (1.21ns)   --->   "%mac_res_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 885 'read' 'mac_res_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 313 <SV = 312> <Delay = 2.34>
ST_313 : Operation 886 [6/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 886 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 887 [1/1] (0.00ns)   --->   "%mac_1 = bitcast i32 %mac_res_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 887 'bitcast' 'mac_1' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 888 [1/1] (0.00ns)   --->   "%q_1 = bitcast i32 %q_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 888 'bitcast' 'q_1' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 889 [7/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 889 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 890 [1/1] (1.21ns)   --->   "%mac_res_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 890 'read' 'mac_res_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 314 <SV = 313> <Delay = 2.34>
ST_314 : Operation 891 [5/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 891 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 892 [6/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 892 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 893 [1/1] (0.00ns)   --->   "%mac_2 = bitcast i32 %mac_res_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 893 'bitcast' 'mac_2' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 894 [1/1] (0.00ns)   --->   "%q_2 = bitcast i32 %q_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 894 'bitcast' 'q_2' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 895 [7/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 895 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 896 [1/1] (1.21ns)   --->   "%mac_res_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 896 'read' 'mac_res_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 315 <SV = 314> <Delay = 2.34>
ST_315 : Operation 897 [4/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 897 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 898 [5/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 898 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 899 [6/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 899 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 900 [1/1] (0.00ns)   --->   "%mac_3 = bitcast i32 %mac_res_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 900 'bitcast' 'mac_3' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 901 [1/1] (0.00ns)   --->   "%q_3 = bitcast i32 %q_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 901 'bitcast' 'q_3' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 902 [7/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 902 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 903 [1/1] (1.21ns)   --->   "%mac_res_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 903 'read' 'mac_res_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 316 <SV = 315> <Delay = 2.34>
ST_316 : Operation 904 [3/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 904 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 905 [4/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 905 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 906 [5/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 906 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 907 [6/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 907 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 908 [1/1] (0.00ns)   --->   "%mac_4 = bitcast i32 %mac_res_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 908 'bitcast' 'mac_4' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 909 [1/1] (0.00ns)   --->   "%q_4 = bitcast i32 %q_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 909 'bitcast' 'q_4' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 910 [7/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 910 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 911 [1/1] (1.21ns)   --->   "%mac_res_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 911 'read' 'mac_res_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 317 <SV = 316> <Delay = 2.34>
ST_317 : Operation 912 [2/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 912 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 913 [3/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 913 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 914 [4/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 914 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 915 [5/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 915 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 916 [6/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 916 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 917 [1/1] (0.00ns)   --->   "%mac_5 = bitcast i32 %mac_res_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 917 'bitcast' 'mac_5' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 918 [1/1] (0.00ns)   --->   "%q_5 = bitcast i32 %q_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 918 'bitcast' 'q_5' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 919 [7/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 919 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 920 [1/1] (1.21ns)   --->   "%mac_res_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 920 'read' 'mac_res_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 318 <SV = 317> <Delay = 2.34>
ST_318 : Operation 921 [1/7] (2.34ns)   --->   "%result_8 = fadd i32 %mac_1_1, i32 %q" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 921 'fadd' 'result_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 922 [2/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 922 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 923 [3/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 923 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 924 [4/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 924 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 925 [5/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 925 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 926 [6/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 926 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 927 [1/1] (0.00ns)   --->   "%mac_6 = bitcast i32 %mac_res_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 927 'bitcast' 'mac_6' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 928 [1/1] (0.00ns)   --->   "%q_6 = bitcast i32 %q_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 928 'bitcast' 'q_6' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 929 [7/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 929 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 930 [1/1] (1.21ns)   --->   "%mac_res_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 930 'read' 'mac_res_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 319 <SV = 318> <Delay = 2.34>
ST_319 : Operation 931 [1/1] (0.00ns)   --->   "%bitcast_ln129 = bitcast i32 %result_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 931 'bitcast' 'bitcast_ln129' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 932 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 932 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_319 : Operation 933 [1/7] (2.34ns)   --->   "%result_9 = fadd i32 %mac_1, i32 %q_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 933 'fadd' 'result_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 934 [2/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 934 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 935 [3/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 935 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 936 [4/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 936 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 937 [5/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 937 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 938 [6/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 938 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 939 [1/1] (0.00ns)   --->   "%mac_7 = bitcast i32 %mac_res_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:126]   --->   Operation 939 'bitcast' 'mac_7' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 940 [1/1] (0.00ns)   --->   "%q_7 = bitcast i32 %q_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:127]   --->   Operation 940 'bitcast' 'q_7' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 941 [7/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 941 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.34>
ST_320 : Operation 942 [1/1] (0.00ns)   --->   "%bitcast_ln129_1 = bitcast i32 %result_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 942 'bitcast' 'bitcast_ln129_1' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 943 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 943 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_320 : Operation 944 [1/7] (2.34ns)   --->   "%result_10 = fadd i32 %mac_2, i32 %q_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 944 'fadd' 'result_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 945 [2/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 945 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 946 [3/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 946 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 947 [4/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 947 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 948 [5/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 948 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 949 [6/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 949 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.34>
ST_321 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln129_2 = bitcast i32 %result_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 950 'bitcast' 'bitcast_ln129_2' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 951 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 951 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_321 : Operation 952 [1/7] (2.34ns)   --->   "%result_11 = fadd i32 %mac_3, i32 %q_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 952 'fadd' 'result_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 953 [2/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 953 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 954 [3/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 954 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 955 [4/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 955 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 956 [5/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 956 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.34>
ST_322 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln129_3 = bitcast i32 %result_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 957 'bitcast' 'bitcast_ln129_3' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 958 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 958 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_322 : Operation 959 [1/7] (2.34ns)   --->   "%result_12 = fadd i32 %mac_4, i32 %q_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 959 'fadd' 'result_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 960 [2/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 960 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 961 [3/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 961 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 962 [4/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 962 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.34>
ST_323 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln129_4 = bitcast i32 %result_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 963 'bitcast' 'bitcast_ln129_4' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 964 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 964 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_323 : Operation 965 [1/7] (2.34ns)   --->   "%result_13 = fadd i32 %mac_5, i32 %q_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 965 'fadd' 'result_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 966 [2/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 966 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 967 [3/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 967 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 2.34>
ST_324 : Operation 968 [1/1] (0.00ns)   --->   "%bitcast_ln129_5 = bitcast i32 %result_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 968 'bitcast' 'bitcast_ln129_5' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 969 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 969 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_324 : Operation 970 [1/7] (2.34ns)   --->   "%result_14 = fadd i32 %mac_6, i32 %q_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 970 'fadd' 'result_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 971 [2/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 971 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.34>
ST_325 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln129_6 = bitcast i32 %result_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 972 'bitcast' 'bitcast_ln129_6' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 973 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 973 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_325 : Operation 974 [1/7] (2.34ns)   --->   "%result_15 = fadd i32 %mac_7, i32 %q_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:128]   --->   Operation 974 'fadd' 'result_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 1.21>
ST_326 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln129_7 = bitcast i32 %result_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 975 'bitcast' 'bitcast_ln129_7' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 976 [1/1] (1.21ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln129_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:129]   --->   Operation 976 'write' 'write_ln129' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 327 <SV = 326> <Delay = 1.21>
ST_327 : Operation 977 [1/1] (1.21ns)   --->   "%x_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 977 'read' 'x_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 328 <SV = 327> <Delay = 2.32>
ST_328 : Operation 978 [1/1] (0.00ns)   --->   "%x_val = bitcast i32 %x_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 978 'bitcast' 'x_val' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 979 [4/4] (2.32ns)   --->   "%tmp_1 = fmul i32 %x_val, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 979 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 980 [1/1] (1.21ns)   --->   "%x_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 980 'read' 'x_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 329 <SV = 328> <Delay = 2.32>
ST_329 : Operation 981 [3/4] (2.32ns)   --->   "%tmp_1 = fmul i32 %x_val, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 981 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 982 [1/1] (0.00ns)   --->   "%x_val_1 = bitcast i32 %x_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 982 'bitcast' 'x_val_1' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 983 [4/4] (2.32ns)   --->   "%tmp_1_1 = fmul i32 %x_val_1, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 983 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 984 [1/1] (1.21ns)   --->   "%x_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 984 'read' 'x_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 330 <SV = 329> <Delay = 2.32>
ST_330 : Operation 985 [2/4] (2.32ns)   --->   "%tmp_1 = fmul i32 %x_val, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 985 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 986 [3/4] (2.32ns)   --->   "%tmp_1_1 = fmul i32 %x_val_1, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 986 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 987 [1/1] (0.00ns)   --->   "%x_val_2 = bitcast i32 %x_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 987 'bitcast' 'x_val_2' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 988 [4/4] (2.32ns)   --->   "%tmp_1_2 = fmul i32 %x_val_2, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 988 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 989 [1/1] (1.21ns)   --->   "%x_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 989 'read' 'x_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 331 <SV = 330> <Delay = 2.32>
ST_331 : Operation 990 [1/4] (2.32ns)   --->   "%tmp_1 = fmul i32 %x_val, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 990 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 991 [2/4] (2.32ns)   --->   "%tmp_1_1 = fmul i32 %x_val_1, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 991 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 992 [3/4] (2.32ns)   --->   "%tmp_1_2 = fmul i32 %x_val_2, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 992 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 993 [1/1] (0.00ns)   --->   "%x_val_3 = bitcast i32 %x_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 993 'bitcast' 'x_val_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 994 [4/4] (2.32ns)   --->   "%tmp_1_3 = fmul i32 %x_val_3, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 994 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 995 [1/1] (1.21ns)   --->   "%x_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 995 'read' 'x_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 332 <SV = 331> <Delay = 2.34>
ST_332 : Operation 996 [7/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 996 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 997 [1/4] (2.32ns)   --->   "%tmp_1_1 = fmul i32 %x_val_1, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 997 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 998 [2/4] (2.32ns)   --->   "%tmp_1_2 = fmul i32 %x_val_2, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 998 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 999 [3/4] (2.32ns)   --->   "%tmp_1_3 = fmul i32 %x_val_3, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 999 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1000 [1/1] (0.00ns)   --->   "%x_val_4 = bitcast i32 %x_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1000 'bitcast' 'x_val_4' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1001 [4/4] (2.32ns)   --->   "%tmp_1_4 = fmul i32 %x_val_4, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1001 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1002 [1/1] (1.21ns)   --->   "%x_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1002 'read' 'x_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 333 <SV = 332> <Delay = 2.34>
ST_333 : Operation 1003 [6/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1003 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1004 [7/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1004 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1005 [1/4] (2.32ns)   --->   "%tmp_1_2 = fmul i32 %x_val_2, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1005 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1006 [2/4] (2.32ns)   --->   "%tmp_1_3 = fmul i32 %x_val_3, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1006 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1007 [3/4] (2.32ns)   --->   "%tmp_1_4 = fmul i32 %x_val_4, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1007 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1008 [1/1] (0.00ns)   --->   "%x_val_5 = bitcast i32 %x_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1008 'bitcast' 'x_val_5' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1009 [4/4] (2.32ns)   --->   "%tmp_1_5 = fmul i32 %x_val_5, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1009 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1010 [1/1] (1.21ns)   --->   "%x_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1010 'read' 'x_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 334 <SV = 333> <Delay = 2.34>
ST_334 : Operation 1011 [5/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1011 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1012 [6/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1012 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1013 [7/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1013 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1014 [1/4] (2.32ns)   --->   "%tmp_1_3 = fmul i32 %x_val_3, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1014 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1015 [2/4] (2.32ns)   --->   "%tmp_1_4 = fmul i32 %x_val_4, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1015 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1016 [3/4] (2.32ns)   --->   "%tmp_1_5 = fmul i32 %x_val_5, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1016 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1017 [1/1] (0.00ns)   --->   "%x_val_6 = bitcast i32 %x_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1017 'bitcast' 'x_val_6' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1018 [4/4] (2.32ns)   --->   "%tmp_1_6 = fmul i32 %x_val_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1018 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1019 [1/1] (1.21ns)   --->   "%x_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1019 'read' 'x_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 335 <SV = 334> <Delay = 2.34>
ST_335 : Operation 1020 [4/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1020 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1021 [5/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1021 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1022 [6/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1022 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1023 [7/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1023 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1024 [1/4] (2.32ns)   --->   "%tmp_1_4 = fmul i32 %x_val_4, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1024 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1025 [2/4] (2.32ns)   --->   "%tmp_1_5 = fmul i32 %x_val_5, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1025 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1026 [3/4] (2.32ns)   --->   "%tmp_1_6 = fmul i32 %x_val_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1026 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1027 [1/1] (0.00ns)   --->   "%x_val_7 = bitcast i32 %x_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:161]   --->   Operation 1027 'bitcast' 'x_val_7' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1028 [4/4] (2.32ns)   --->   "%tmp_1_7 = fmul i32 %x_val_7, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1028 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 2.34>
ST_336 : Operation 1029 [3/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1029 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1030 [4/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1030 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1031 [5/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1031 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1032 [6/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1032 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1033 [7/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1033 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1034 [1/4] (2.32ns)   --->   "%tmp_1_5 = fmul i32 %x_val_5, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1034 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1035 [2/4] (2.32ns)   --->   "%tmp_1_6 = fmul i32 %x_val_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1035 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1036 [3/4] (2.32ns)   --->   "%tmp_1_7 = fmul i32 %x_val_7, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1036 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 2.34>
ST_337 : Operation 1037 [2/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1037 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1038 [3/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1038 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1039 [4/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1039 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1040 [5/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1040 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1041 [6/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1041 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1042 [7/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1042 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1043 [1/4] (2.32ns)   --->   "%tmp_1_6 = fmul i32 %x_val_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1043 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1044 [2/4] (2.32ns)   --->   "%tmp_1_7 = fmul i32 %x_val_7, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1044 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 2.34>
ST_338 : Operation 1045 [1/7] (2.34ns)   --->   "%result_16 = fadd i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1045 'fadd' 'result_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1046 [2/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1046 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1047 [3/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1047 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1048 [4/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1048 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1049 [5/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1049 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1050 [6/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1050 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1051 [7/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1051 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1052 [1/4] (2.32ns)   --->   "%tmp_1_7 = fmul i32 %x_val_7, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:163]   --->   Operation 1052 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 2.34>
ST_339 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln166 = bitcast i32 %result_16" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1053 'bitcast' 'bitcast_ln166' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 1054 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1054 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_339 : Operation 1055 [1/7] (2.34ns)   --->   "%result_17 = fadd i32 %tmp_1_1, i32 %tmp_2_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1055 'fadd' 'result_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1056 [2/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1056 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1057 [3/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1057 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1058 [4/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1058 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1059 [5/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1059 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1060 [6/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1060 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1061 [7/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1061 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 2.34>
ST_340 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln166_1 = bitcast i32 %result_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1062 'bitcast' 'bitcast_ln166_1' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1063 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1063 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_340 : Operation 1064 [1/7] (2.34ns)   --->   "%result_18 = fadd i32 %tmp_1_2, i32 %tmp_2_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1064 'fadd' 'result_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1065 [2/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1065 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1066 [3/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1066 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1067 [4/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1067 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1068 [5/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1068 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1069 [6/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1069 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 2.34>
ST_341 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln166_2 = bitcast i32 %result_18" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1070 'bitcast' 'bitcast_ln166_2' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 1071 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1071 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_341 : Operation 1072 [1/7] (2.34ns)   --->   "%result_19 = fadd i32 %tmp_1_3, i32 %tmp_2_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1072 'fadd' 'result_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1073 [2/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1073 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1074 [3/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1074 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1075 [4/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1075 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1076 [5/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1076 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 2.34>
ST_342 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln166_3 = bitcast i32 %result_19" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1077 'bitcast' 'bitcast_ln166_3' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1078 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1078 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_342 : Operation 1079 [1/7] (2.34ns)   --->   "%result_20 = fadd i32 %tmp_1_4, i32 %tmp_2_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1079 'fadd' 'result_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1080 [2/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1080 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1081 [3/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1081 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1082 [4/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1082 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 2.34>
ST_343 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln166_4 = bitcast i32 %result_20" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1083 'bitcast' 'bitcast_ln166_4' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1084 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1084 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_343 : Operation 1085 [1/7] (2.34ns)   --->   "%result_21 = fadd i32 %tmp_1_5, i32 %tmp_2_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1085 'fadd' 'result_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1086 [2/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1086 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1087 [3/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1087 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 2.34>
ST_344 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln166_5 = bitcast i32 %result_21" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1088 'bitcast' 'bitcast_ln166_5' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 1089 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1089 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_344 : Operation 1090 [1/7] (2.34ns)   --->   "%result_22 = fadd i32 %tmp_1_6, i32 %tmp_2_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1090 'fadd' 'result_22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1091 [2/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1091 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 2.34>
ST_345 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln166_6 = bitcast i32 %result_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1092 'bitcast' 'bitcast_ln166_6' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 1093 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1093 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_345 : Operation 1094 [1/7] (2.34ns)   --->   "%result_23 = fadd i32 %tmp_1_7, i32 %tmp_2_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:165]   --->   Operation 1094 'fadd' 'result_23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 1.21>
ST_346 : Operation 1095 [1/1] (0.00ns)   --->   "%bitcast_ln166_7 = bitcast i32 %result_23" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1095 'bitcast' 'bitcast_ln166_7' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 1096 [1/1] (1.21ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_stream, i32 %bitcast_ln166_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:166]   --->   Operation 1096 'write' 'write_ln166' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 347 <SV = 346> <Delay = 0.00>
ST_347 : Operation 1097 [8/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1097 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 348 <SV = 347> <Delay = 0.00>
ST_348 : Operation 1098 [7/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1098 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 349 <SV = 348> <Delay = 0.00>
ST_349 : Operation 1099 [6/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1099 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 350 <SV = 349> <Delay = 0.00>
ST_350 : Operation 1100 [5/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1100 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 351 <SV = 350> <Delay = 0.00>
ST_351 : Operation 1101 [4/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1101 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 352 <SV = 351> <Delay = 0.00>
ST_352 : Operation 1102 [3/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1102 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 353 <SV = 352> <Delay = 0.00>
ST_353 : Operation 1103 [2/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1103 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 354 <SV = 353> <Delay = 0.00>
ST_354 : Operation 1104 [1/8] (0.00ns)   --->   "%call_ln446 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:446]   --->   Operation 1104 'call' 'call_ln446' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 355 <SV = 354> <Delay = 1.91>
ST_355 : Operation 1105 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1105 'read' 'x_hat_copy_3_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_355 : Operation 1106 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast i32 %x_hat_copy_3_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1106 'bitcast' 'bitcast_ln247' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1107 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1107 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_355 : Operation 1108 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1108 'read' 'x_hat_copy_1_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_355 : Operation 1109 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1109 'read' 'x_hat_copy_2_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 356 <SV = 355> <Delay = 2.34>
ST_356 : Operation 1110 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1110 'read' 'x_hat_copy_3_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_356 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln247_1 = bitcast i32 %x_hat_copy_3_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1111 'bitcast' 'bitcast_ln247_1' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1112 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_1, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1112 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_356 : Operation 1113 [1/1] (0.00ns)   --->   "%in_1_val = bitcast i32 %x_hat_copy_1_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1113 'bitcast' 'in_1_val' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1114 [1/1] (0.00ns)   --->   "%in_2_val = bitcast i32 %u_copy_2_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1114 'bitcast' 'in_2_val' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1115 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1115 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1116 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1116 'read' 'x_hat_copy_1_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_356 : Operation 1117 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1117 'read' 'x_hat_copy_2_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 357 <SV = 356> <Delay = 2.34>
ST_357 : Operation 1118 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1118 'read' 'x_hat_copy_3_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_357 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln247_2 = bitcast i32 %x_hat_copy_3_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1119 'bitcast' 'bitcast_ln247_2' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 1120 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_2, i32 2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1120 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_357 : Operation 1121 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1121 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 1122 [1/1] (0.00ns)   --->   "%in_1_val_1 = bitcast i32 %x_hat_copy_1_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1122 'bitcast' 'in_1_val_1' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 1123 [1/1] (0.00ns)   --->   "%in_2_val_1 = bitcast i32 %u_copy_2_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1123 'bitcast' 'in_2_val_1' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 1124 [7/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1124 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 1125 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1125 'read' 'x_hat_copy_1_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_357 : Operation 1126 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1126 'read' 'x_hat_copy_2_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 358 <SV = 357> <Delay = 2.34>
ST_358 : Operation 1127 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1127 'read' 'x_hat_copy_3_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_358 : Operation 1128 [1/1] (0.00ns)   --->   "%bitcast_ln247_3 = bitcast i32 %x_hat_copy_3_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1128 'bitcast' 'bitcast_ln247_3' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 1129 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_3, i32 3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1129 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_358 : Operation 1130 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1130 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1131 [6/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1131 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1132 [1/1] (0.00ns)   --->   "%in_1_val_2 = bitcast i32 %x_hat_copy_1_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1132 'bitcast' 'in_1_val_2' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 1133 [1/1] (0.00ns)   --->   "%in_2_val_2 = bitcast i32 %u_copy_2_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1133 'bitcast' 'in_2_val_2' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 1134 [7/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1134 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1135 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1135 'read' 'x_hat_copy_1_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_358 : Operation 1136 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1136 'read' 'x_hat_copy_2_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 359 <SV = 358> <Delay = 2.34>
ST_359 : Operation 1137 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1137 'read' 'x_hat_copy_3_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_359 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln247_4 = bitcast i32 %x_hat_copy_3_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1138 'bitcast' 'bitcast_ln247_4' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1139 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_4, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1139 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_359 : Operation 1140 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1140 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1141 [5/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1141 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1142 [6/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1142 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1143 [1/1] (0.00ns)   --->   "%in_1_val_3 = bitcast i32 %x_hat_copy_1_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1143 'bitcast' 'in_1_val_3' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1144 [1/1] (0.00ns)   --->   "%in_2_val_3 = bitcast i32 %u_copy_2_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1144 'bitcast' 'in_2_val_3' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1145 [7/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1145 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 1146 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1146 'read' 'x_hat_copy_1_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_359 : Operation 1147 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1147 'read' 'x_hat_copy_2_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 360 <SV = 359> <Delay = 2.34>
ST_360 : Operation 1148 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1148 'read' 'x_hat_copy_3_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_360 : Operation 1149 [1/1] (0.00ns)   --->   "%bitcast_ln247_5 = bitcast i32 %x_hat_copy_3_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1149 'bitcast' 'bitcast_ln247_5' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1150 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_5, i32 5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1150 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_360 : Operation 1151 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1151 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1152 [4/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1152 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1153 [5/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1153 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1154 [6/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1154 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1155 [1/1] (0.00ns)   --->   "%in_1_val_4 = bitcast i32 %x_hat_copy_1_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1155 'bitcast' 'in_1_val_4' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1156 [1/1] (0.00ns)   --->   "%in_2_val_4 = bitcast i32 %u_copy_2_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1156 'bitcast' 'in_2_val_4' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1157 [7/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1157 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1158 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1158 'read' 'x_hat_copy_1_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_360 : Operation 1159 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1159 'read' 'x_hat_copy_2_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 361 <SV = 360> <Delay = 2.34>
ST_361 : Operation 1160 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1160 'read' 'x_hat_copy_3_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_361 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln247_6 = bitcast i32 %x_hat_copy_3_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1161 'bitcast' 'bitcast_ln247_6' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 1162 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_6, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1162 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_361 : Operation 1163 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1163 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1164 [3/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1164 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1165 [4/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1165 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1166 [5/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1166 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1167 [6/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1167 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1168 [1/1] (0.00ns)   --->   "%in_1_val_5 = bitcast i32 %x_hat_copy_1_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1168 'bitcast' 'in_1_val_5' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 1169 [1/1] (0.00ns)   --->   "%in_2_val_5 = bitcast i32 %u_copy_2_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1169 'bitcast' 'in_2_val_5' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 1170 [7/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1170 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1171 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1171 'read' 'x_hat_copy_1_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_361 : Operation 1172 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1172 'read' 'x_hat_copy_2_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 362 <SV = 361> <Delay = 2.34>
ST_362 : Operation 1173 [1/1] (1.21ns)   --->   "%x_hat_copy_3_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1173 'read' 'x_hat_copy_3_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_362 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln247_7 = bitcast i32 %x_hat_copy_3_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1174 'bitcast' 'bitcast_ln247_7' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 1175 [1/1] (0.69ns)   --->   "%store_ln247 = store i32 %bitcast_ln247_7, i32 7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:247]   --->   Operation 1175 'store' 'store_ln247' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_362 : Operation 1176 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %in_1_val, i32 %in_2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1176 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1177 [2/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1177 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1178 [3/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1178 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1179 [4/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1179 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1180 [5/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1180 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1181 [6/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1181 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1182 [1/1] (0.00ns)   --->   "%in_1_val_6 = bitcast i32 %x_hat_copy_1_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1182 'bitcast' 'in_1_val_6' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 1183 [1/1] (0.00ns)   --->   "%in_2_val_6 = bitcast i32 %u_copy_2_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1183 'bitcast' 'in_2_val_6' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 1184 [7/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1184 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1185 [1/1] (1.21ns)   --->   "%x_hat_copy_1_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1185 'read' 'x_hat_copy_1_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_362 : Operation 1186 [1/1] (1.21ns)   --->   "%x_hat_copy_2_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1186 'read' 'x_hat_copy_2_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 363 <SV = 362> <Delay = 2.34>
ST_363 : Operation 1187 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %add_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1187 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1188 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1188 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_363 : Operation 1189 [1/7] (2.34ns)   --->   "%add_1_i = fadd i32 %in_1_val_1, i32 %in_2_val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1189 'fadd' 'add_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1190 [2/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1190 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1191 [3/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1191 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1192 [4/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1192 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1193 [5/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1193 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1194 [6/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1194 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1195 [1/1] (0.00ns)   --->   "%in_1_val_7 = bitcast i32 %x_hat_copy_1_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1195 'bitcast' 'in_1_val_7' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1196 [1/1] (0.00ns)   --->   "%in_2_val_7 = bitcast i32 %u_copy_2_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1196 'bitcast' 'in_2_val_7' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 1197 [7/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1197 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 2.34>
ST_364 : Operation 1198 [1/1] (0.00ns)   --->   "%bitcast_ln144_1 = bitcast i32 %add_1_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1198 'bitcast' 'bitcast_ln144_1' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1199 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1199 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_364 : Operation 1200 [1/7] (2.34ns)   --->   "%add_2_i = fadd i32 %in_1_val_2, i32 %in_2_val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1200 'fadd' 'add_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1201 [2/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1201 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1202 [3/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1202 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1203 [4/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1203 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1204 [5/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1204 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1205 [6/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1205 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 2.34>
ST_365 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln144_2 = bitcast i32 %add_2_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1206 'bitcast' 'bitcast_ln144_2' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1207 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1207 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_365 : Operation 1208 [1/7] (2.34ns)   --->   "%add_3_i = fadd i32 %in_1_val_3, i32 %in_2_val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1208 'fadd' 'add_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1209 [2/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1209 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1210 [3/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1210 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1211 [4/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1211 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1212 [5/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1212 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 2.34>
ST_366 : Operation 1213 [1/1] (0.00ns)   --->   "%bitcast_ln144_3 = bitcast i32 %add_3_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1213 'bitcast' 'bitcast_ln144_3' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1214 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1214 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_366 : Operation 1215 [1/7] (2.34ns)   --->   "%add_4_i = fadd i32 %in_1_val_4, i32 %in_2_val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1215 'fadd' 'add_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1216 [2/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1216 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1217 [3/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1217 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1218 [4/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1218 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 2.34>
ST_367 : Operation 1219 [1/1] (0.00ns)   --->   "%bitcast_ln144_4 = bitcast i32 %add_4_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1219 'bitcast' 'bitcast_ln144_4' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 1220 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1220 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_367 : Operation 1221 [1/7] (2.34ns)   --->   "%add_5_i = fadd i32 %in_1_val_5, i32 %in_2_val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1221 'fadd' 'add_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1222 [2/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1222 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1223 [3/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1223 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 2.34>
ST_368 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln144_5 = bitcast i32 %add_5_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1224 'bitcast' 'bitcast_ln144_5' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 1225 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1225 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_368 : Operation 1226 [1/7] (2.34ns)   --->   "%add_6_i = fadd i32 %in_1_val_6, i32 %in_2_val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1226 'fadd' 'add_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 1227 [2/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1227 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 2.34>
ST_369 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln144_6 = bitcast i32 %add_6_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1228 'bitcast' 'bitcast_ln144_6' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 1229 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1229 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_369 : Operation 1230 [1/7] (2.34ns)   --->   "%add_7_i = fadd i32 %in_1_val_7, i32 %in_2_val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1230 'fadd' 'add_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 1.21>
ST_370 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln144_7 = bitcast i32 %add_7_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1231 'bitcast' 'bitcast_ln144_7' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 1232 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream, i32 %bitcast_ln144_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1232 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 371 <SV = 370> <Delay = 1.42>
ST_371 : Operation 1233 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1233 'read' 'x_hat_u_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_371 : Operation 1234 [1/1] (0.21ns)   --->   "%xor_ln183 = xor i32 %x_hat_u_stream_read, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1234 'xor' 'xor_ln183' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 2.34>
ST_372 : Operation 1235 [1/1] (0.00ns)   --->   "%in_val = bitcast i32 %x_hat_u_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1235 'bitcast' 'in_val' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 1236 [7/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1236 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln183 = bitcast i32 %xor_ln183" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1237 'bitcast' 'bitcast_ln183' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 1238 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1238 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 1239 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1239 'read' 'x_hat_u_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_372 : Operation 1240 [1/1] (0.21ns)   --->   "%xor_ln183_1 = xor i32 %x_hat_u_stream_read_1, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1240 'xor' 'xor_ln183_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 2.34>
ST_373 : Operation 1241 [6/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1241 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1242 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1242 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1243 [1/1] (0.00ns)   --->   "%in_val_1 = bitcast i32 %x_hat_u_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1243 'bitcast' 'in_val_1' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 1244 [7/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1244 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1245 [1/1] (0.00ns)   --->   "%bitcast_ln183_1 = bitcast i32 %xor_ln183_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1245 'bitcast' 'bitcast_ln183_1' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 1246 [7/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1246 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1247 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1247 'read' 'x_hat_u_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_373 : Operation 1248 [1/1] (0.21ns)   --->   "%xor_ln183_2 = xor i32 %x_hat_u_stream_read_2, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1248 'xor' 'xor_ln183_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 2.34>
ST_374 : Operation 1249 [5/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1249 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1250 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1250 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1251 [6/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1251 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1252 [6/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1252 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1253 [1/1] (0.00ns)   --->   "%in_val_2 = bitcast i32 %x_hat_u_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1253 'bitcast' 'in_val_2' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 1254 [7/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1254 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1255 [1/1] (0.00ns)   --->   "%bitcast_ln183_2 = bitcast i32 %xor_ln183_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1255 'bitcast' 'bitcast_ln183_2' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 1256 [7/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1256 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1257 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1257 'read' 'x_hat_u_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_374 : Operation 1258 [1/1] (0.21ns)   --->   "%xor_ln183_3 = xor i32 %x_hat_u_stream_read_3, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1258 'xor' 'xor_ln183_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 2.34>
ST_375 : Operation 1259 [4/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1259 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1260 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1260 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1261 [5/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1261 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1262 [5/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1262 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1263 [6/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1263 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1264 [6/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1264 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1265 [1/1] (0.00ns)   --->   "%in_val_3 = bitcast i32 %x_hat_u_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1265 'bitcast' 'in_val_3' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1266 [7/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1266 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1267 [1/1] (0.00ns)   --->   "%bitcast_ln183_3 = bitcast i32 %xor_ln183_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1267 'bitcast' 'bitcast_ln183_3' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1268 [7/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1268 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1269 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1269 'read' 'x_hat_u_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_375 : Operation 1270 [1/1] (0.21ns)   --->   "%xor_ln183_4 = xor i32 %x_hat_u_stream_read_4, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1270 'xor' 'xor_ln183_4' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 2.34>
ST_376 : Operation 1271 [3/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1271 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1272 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1272 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1273 [4/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1273 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1274 [4/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1274 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1275 [5/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1275 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1276 [5/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1276 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1277 [6/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1277 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1278 [6/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1278 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1279 [1/1] (0.00ns)   --->   "%in_val_4 = bitcast i32 %x_hat_u_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1279 'bitcast' 'in_val_4' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1280 [7/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1280 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1281 [1/1] (0.00ns)   --->   "%bitcast_ln183_4 = bitcast i32 %xor_ln183_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1281 'bitcast' 'bitcast_ln183_4' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1282 [7/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1282 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1283 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1283 'read' 'x_hat_u_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_376 : Operation 1284 [1/1] (0.21ns)   --->   "%xor_ln183_5 = xor i32 %x_hat_u_stream_read_5, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1284 'xor' 'xor_ln183_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 2.34>
ST_377 : Operation 1285 [2/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1285 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1286 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1286 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1287 [3/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1287 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1288 [3/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1288 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1289 [4/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1289 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1290 [4/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1290 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1291 [5/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1291 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1292 [5/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1292 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1293 [6/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1293 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1294 [6/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1294 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1295 [1/1] (0.00ns)   --->   "%in_val_5 = bitcast i32 %x_hat_u_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1295 'bitcast' 'in_val_5' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 1296 [7/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1296 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1297 [1/1] (0.00ns)   --->   "%bitcast_ln183_5 = bitcast i32 %xor_ln183_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1297 'bitcast' 'bitcast_ln183_5' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 1298 [7/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1298 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1299 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1299 'read' 'x_hat_u_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_377 : Operation 1300 [1/1] (0.21ns)   --->   "%xor_ln183_6 = xor i32 %x_hat_u_stream_read_6, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1300 'xor' 'xor_ln183_6' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 2.34>
ST_378 : Operation 1301 [1/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1301 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1302 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln183, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1302 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1303 [2/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1303 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1304 [2/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1304 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1305 [3/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1305 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1306 [3/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1306 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1307 [4/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1307 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1308 [4/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1308 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1309 [5/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1309 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1310 [5/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1310 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1311 [6/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1311 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1312 [6/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1312 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1313 [1/1] (0.00ns)   --->   "%in_val_6 = bitcast i32 %x_hat_u_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1313 'bitcast' 'in_val_6' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1314 [7/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1314 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln183_6 = bitcast i32 %xor_ln183_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1315 'bitcast' 'bitcast_ln183_6' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1316 [7/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1316 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 1317 [1/1] (1.21ns)   --->   "%x_hat_u_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1317 'read' 'x_hat_u_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_378 : Operation 1318 [1/1] (0.21ns)   --->   "%xor_ln183_7 = xor i32 %x_hat_u_stream_read_7, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1318 'xor' 'xor_ln183_7' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 2.34>
ST_379 : Operation 1319 [2/2] (1.64ns)   --->   "%tmp_1_49 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1319 'fcmp' 'tmp_1_49' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1320 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1320 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1321 [1/7] (2.34ns)   --->   "%sub0_1 = fsub i32 %in_val_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1321 'fsub' 'sub0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1322 [1/7] (2.34ns)   --->   "%sub1_1 = fsub i32 %bitcast_ln183_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1322 'fsub' 'sub1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1323 [2/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1323 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1324 [2/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1324 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1325 [3/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1325 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1326 [3/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1326 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1327 [4/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1327 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1328 [4/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1328 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1329 [5/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1329 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1330 [5/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1330 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1331 [6/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1331 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1332 [6/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1332 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1333 [1/1] (0.00ns)   --->   "%in_val_7 = bitcast i32 %x_hat_u_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:181]   --->   Operation 1333 'bitcast' 'in_val_7' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1334 [7/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1334 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln183_7 = bitcast i32 %xor_ln183_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1335 'bitcast' 'bitcast_ln183_7' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1336 [7/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1336 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 2.34>
ST_380 : Operation 1337 [1/1] (0.00ns)   --->   "%bitcast_ln185 = bitcast i32 %sub0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1337 'bitcast' 'bitcast_ln185' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1338 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i32 %bitcast_ln185" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1339 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1340 [1/1] (0.58ns)   --->   "%icmp_ln185 = icmp_ne  i8 %tmp, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1340 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1341 [1/1] (0.75ns)   --->   "%icmp_ln185_1 = icmp_eq  i23 %trunc_ln185, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1341 'icmp' 'icmp_ln185_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%or_ln185 = or i1 %icmp_ln185_1, i1 %icmp_ln185" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1342 'or' 'or_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1343 [1/2] (1.64ns)   --->   "%tmp_1_49 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1343 'fcmp' 'tmp_1_49' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%and_ln185 = and i1 %or_ln185, i1 %tmp_1_49" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1344 'and' 'and_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1345 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_1 = select i1 %and_ln185, i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1345 'select' 'abs0_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_380 : Operation 1346 [1/1] (0.00ns)   --->   "%bitcast_ln187 = bitcast i32 %sub1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1346 'bitcast' 'bitcast_ln187' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_2_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1347 'partselect' 'tmp_2_50' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i32 %bitcast_ln187" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1348 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 1349 [1/1] (0.58ns)   --->   "%icmp_ln187 = icmp_ne  i8 %tmp_2_50, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1349 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1350 [1/1] (0.75ns)   --->   "%icmp_ln187_1 = icmp_eq  i23 %trunc_ln187, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1350 'icmp' 'icmp_ln187_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%or_ln187 = or i1 %icmp_ln187_1, i1 %icmp_ln187" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1351 'or' 'or_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1352 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1352 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%and_ln187 = and i1 %or_ln187, i1 %tmp_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1353 'and' 'and_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1354 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_1 = select i1 %and_ln187, i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1354 'select' 'abs1_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_380 : Operation 1355 [2/2] (1.64ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sub0_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1355 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1356 [2/2] (1.64ns)   --->   "%tmp_7 = fcmp_ogt  i32 %sub1_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1356 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1357 [1/7] (2.34ns)   --->   "%sub0_2 = fsub i32 %in_val_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1357 'fsub' 'sub0_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1358 [1/7] (2.34ns)   --->   "%sub1_2 = fsub i32 %bitcast_ln183_2, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1358 'fsub' 'sub1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1359 [2/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1359 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1360 [2/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1360 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1361 [3/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1361 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1362 [3/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1362 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1363 [4/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1363 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1364 [4/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1364 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1365 [5/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1365 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1366 [5/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1366 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1367 [6/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1367 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 1368 [6/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1368 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 2.34>
ST_381 : Operation 1369 [7/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1369 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln185_1 = bitcast i32 %sub0_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1370 'bitcast' 'bitcast_ln185_1' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_1, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1371 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i32 %bitcast_ln185_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1372 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1373 [1/1] (0.58ns)   --->   "%icmp_ln185_2 = icmp_ne  i8 %tmp_4, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1373 'icmp' 'icmp_ln185_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1374 [1/1] (0.75ns)   --->   "%icmp_ln185_3 = icmp_eq  i23 %trunc_ln185_1, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1374 'icmp' 'icmp_ln185_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node abs0_3)   --->   "%or_ln185_1 = or i1 %icmp_ln185_3, i1 %icmp_ln185_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1375 'or' 'or_ln185_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1376 [1/2] (1.64ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sub0_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1376 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node abs0_3)   --->   "%and_ln185_1 = and i1 %or_ln185_1, i1 %tmp_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1377 'and' 'and_ln185_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1378 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_3 = select i1 %and_ln185_1, i32 %sub0_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1378 'select' 'abs0_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_381 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln187_1 = bitcast i32 %sub1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1379 'bitcast' 'bitcast_ln187_1' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_1, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1380 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i32 %bitcast_ln187_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1381 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1382 [1/1] (0.58ns)   --->   "%icmp_ln187_2 = icmp_ne  i8 %tmp_6, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1382 'icmp' 'icmp_ln187_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1383 [1/1] (0.75ns)   --->   "%icmp_ln187_3 = icmp_eq  i23 %trunc_ln187_1, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1383 'icmp' 'icmp_ln187_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node abs1_3)   --->   "%or_ln187_1 = or i1 %icmp_ln187_3, i1 %icmp_ln187_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1384 'or' 'or_ln187_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1385 [1/2] (1.64ns)   --->   "%tmp_7 = fcmp_ogt  i32 %sub1_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1385 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node abs1_3)   --->   "%and_ln187_1 = and i1 %or_ln187_1, i1 %tmp_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1386 'and' 'and_ln187_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1387 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_3 = select i1 %and_ln187_1, i32 %sub1_1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1387 'select' 'abs1_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_381 : Operation 1388 [2/2] (1.64ns)   --->   "%tmp_9 = fcmp_ogt  i32 %sub0_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1388 'fcmp' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1389 [2/2] (1.64ns)   --->   "%tmp_10 = fcmp_ogt  i32 %sub1_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1389 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1390 [1/7] (2.34ns)   --->   "%sub0_3 = fsub i32 %in_val_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1390 'fsub' 'sub0_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1391 [1/7] (2.34ns)   --->   "%sub1_3 = fsub i32 %bitcast_ln183_3, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1391 'fsub' 'sub1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1392 [2/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1392 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1393 [2/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1393 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1394 [3/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1394 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1395 [3/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1395 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1396 [4/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1396 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1397 [4/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1397 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1398 [5/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1398 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 1399 [5/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1399 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 2.34>
ST_382 : Operation 1400 [6/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1400 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1401 [7/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1401 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1402 [1/1] (0.00ns)   --->   "%bitcast_ln185_2 = bitcast i32 %sub0_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1402 'bitcast' 'bitcast_ln185_2' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_2, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1403 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i32 %bitcast_ln185_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1404 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1405 [1/1] (0.58ns)   --->   "%icmp_ln185_4 = icmp_ne  i8 %tmp_8, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1405 'icmp' 'icmp_ln185_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1406 [1/1] (0.75ns)   --->   "%icmp_ln185_5 = icmp_eq  i23 %trunc_ln185_2, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1406 'icmp' 'icmp_ln185_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node abs0_5)   --->   "%or_ln185_2 = or i1 %icmp_ln185_5, i1 %icmp_ln185_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1407 'or' 'or_ln185_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1408 [1/2] (1.64ns)   --->   "%tmp_9 = fcmp_ogt  i32 %sub0_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1408 'fcmp' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node abs0_5)   --->   "%and_ln185_2 = and i1 %or_ln185_2, i1 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1409 'and' 'and_ln185_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1410 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_5 = select i1 %and_ln185_2, i32 %sub0_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1410 'select' 'abs0_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_382 : Operation 1411 [1/1] (0.00ns)   --->   "%bitcast_ln187_2 = bitcast i32 %sub1_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1411 'bitcast' 'bitcast_ln187_2' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_2, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1412 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i32 %bitcast_ln187_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1413 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1414 [1/1] (0.58ns)   --->   "%icmp_ln187_4 = icmp_ne  i8 %tmp_s, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1414 'icmp' 'icmp_ln187_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1415 [1/1] (0.75ns)   --->   "%icmp_ln187_5 = icmp_eq  i23 %trunc_ln187_2, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1415 'icmp' 'icmp_ln187_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node abs1_5)   --->   "%or_ln187_2 = or i1 %icmp_ln187_5, i1 %icmp_ln187_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1416 'or' 'or_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1417 [1/2] (1.64ns)   --->   "%tmp_10 = fcmp_ogt  i32 %sub1_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1417 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node abs1_5)   --->   "%and_ln187_2 = and i1 %or_ln187_2, i1 %tmp_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1418 'and' 'and_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1419 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_5 = select i1 %and_ln187_2, i32 %sub1_2, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1419 'select' 'abs1_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_382 : Operation 1420 [2/2] (1.64ns)   --->   "%tmp_12 = fcmp_ogt  i32 %sub0_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1420 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1421 [2/2] (1.64ns)   --->   "%tmp_14 = fcmp_ogt  i32 %sub1_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1421 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1422 [1/7] (2.34ns)   --->   "%sub0_4 = fsub i32 %in_val_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1422 'fsub' 'sub0_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1423 [1/7] (2.34ns)   --->   "%sub1_4 = fsub i32 %bitcast_ln183_4, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1423 'fsub' 'sub1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1424 [2/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1424 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1425 [2/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1425 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1426 [3/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1426 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1427 [3/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1427 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1428 [4/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1428 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1429 [4/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1429 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 2.34>
ST_383 : Operation 1430 [5/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1430 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1431 [6/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1431 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1432 [7/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1432 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1433 [1/1] (0.00ns)   --->   "%bitcast_ln185_3 = bitcast i32 %sub0_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1433 'bitcast' 'bitcast_ln185_3' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_3, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1434 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i32 %bitcast_ln185_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1435 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1436 [1/1] (0.58ns)   --->   "%icmp_ln185_6 = icmp_ne  i8 %tmp_11, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1436 'icmp' 'icmp_ln185_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1437 [1/1] (0.75ns)   --->   "%icmp_ln185_7 = icmp_eq  i23 %trunc_ln185_3, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1437 'icmp' 'icmp_ln185_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node abs0_7)   --->   "%or_ln185_3 = or i1 %icmp_ln185_7, i1 %icmp_ln185_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1438 'or' 'or_ln185_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1439 [1/2] (1.64ns)   --->   "%tmp_12 = fcmp_ogt  i32 %sub0_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1439 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node abs0_7)   --->   "%and_ln185_3 = and i1 %or_ln185_3, i1 %tmp_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1440 'and' 'and_ln185_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1441 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_7 = select i1 %and_ln185_3, i32 %sub0_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1441 'select' 'abs0_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_383 : Operation 1442 [1/1] (0.00ns)   --->   "%bitcast_ln187_3 = bitcast i32 %sub1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1442 'bitcast' 'bitcast_ln187_3' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_3, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1443 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = trunc i32 %bitcast_ln187_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1444 'trunc' 'trunc_ln187_3' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 1445 [1/1] (0.58ns)   --->   "%icmp_ln187_6 = icmp_ne  i8 %tmp_13, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1445 'icmp' 'icmp_ln187_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1446 [1/1] (0.75ns)   --->   "%icmp_ln187_7 = icmp_eq  i23 %trunc_ln187_3, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1446 'icmp' 'icmp_ln187_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node abs1_7)   --->   "%or_ln187_3 = or i1 %icmp_ln187_7, i1 %icmp_ln187_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1447 'or' 'or_ln187_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1448 [1/2] (1.64ns)   --->   "%tmp_14 = fcmp_ogt  i32 %sub1_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1448 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node abs1_7)   --->   "%and_ln187_3 = and i1 %or_ln187_3, i1 %tmp_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1449 'and' 'and_ln187_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1450 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_7 = select i1 %and_ln187_3, i32 %sub1_3, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1450 'select' 'abs1_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_383 : Operation 1451 [2/2] (1.64ns)   --->   "%tmp_16 = fcmp_ogt  i32 %sub0_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1451 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1452 [2/2] (1.64ns)   --->   "%tmp_18 = fcmp_ogt  i32 %sub1_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1452 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1453 [1/7] (2.34ns)   --->   "%sub0_5 = fsub i32 %in_val_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1453 'fsub' 'sub0_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1454 [1/7] (2.34ns)   --->   "%sub1_5 = fsub i32 %bitcast_ln183_5, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1454 'fsub' 'sub1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1455 [2/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1455 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1456 [2/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1456 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1457 [3/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1457 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 1458 [3/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1458 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 2.34>
ST_384 : Operation 1459 [4/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1459 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1460 [5/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1460 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1461 [6/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1461 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1462 [7/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1462 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1463 [1/1] (0.00ns)   --->   "%bitcast_ln185_4 = bitcast i32 %sub0_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1463 'bitcast' 'bitcast_ln185_4' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_4, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1464 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i32 %bitcast_ln185_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1465 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1466 [1/1] (0.58ns)   --->   "%icmp_ln185_8 = icmp_ne  i8 %tmp_15, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1466 'icmp' 'icmp_ln185_8' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1467 [1/1] (0.75ns)   --->   "%icmp_ln185_9 = icmp_eq  i23 %trunc_ln185_4, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1467 'icmp' 'icmp_ln185_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node abs0_9)   --->   "%or_ln185_4 = or i1 %icmp_ln185_9, i1 %icmp_ln185_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1468 'or' 'or_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1469 [1/2] (1.64ns)   --->   "%tmp_16 = fcmp_ogt  i32 %sub0_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1469 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node abs0_9)   --->   "%and_ln185_4 = and i1 %or_ln185_4, i1 %tmp_16" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1470 'and' 'and_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1471 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_9 = select i1 %and_ln185_4, i32 %sub0_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1471 'select' 'abs0_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_384 : Operation 1472 [1/1] (0.00ns)   --->   "%bitcast_ln187_4 = bitcast i32 %sub1_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1472 'bitcast' 'bitcast_ln187_4' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_4, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1473 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = trunc i32 %bitcast_ln187_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1474 'trunc' 'trunc_ln187_4' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1475 [1/1] (0.58ns)   --->   "%icmp_ln187_8 = icmp_ne  i8 %tmp_17, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1475 'icmp' 'icmp_ln187_8' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1476 [1/1] (0.75ns)   --->   "%icmp_ln187_9 = icmp_eq  i23 %trunc_ln187_4, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1476 'icmp' 'icmp_ln187_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node abs1_9)   --->   "%or_ln187_4 = or i1 %icmp_ln187_9, i1 %icmp_ln187_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1477 'or' 'or_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1478 [1/2] (1.64ns)   --->   "%tmp_18 = fcmp_ogt  i32 %sub1_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1478 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node abs1_9)   --->   "%and_ln187_4 = and i1 %or_ln187_4, i1 %tmp_18" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1479 'and' 'and_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1480 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_9 = select i1 %and_ln187_4, i32 %sub1_4, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1480 'select' 'abs1_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_384 : Operation 1481 [2/2] (1.64ns)   --->   "%tmp_20 = fcmp_ogt  i32 %sub0_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1481 'fcmp' 'tmp_20' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1482 [2/2] (1.64ns)   --->   "%tmp_22 = fcmp_ogt  i32 %sub1_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1482 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1483 [1/7] (2.34ns)   --->   "%sub0_6 = fsub i32 %in_val_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1483 'fsub' 'sub0_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1484 [1/7] (2.34ns)   --->   "%sub1_6 = fsub i32 %bitcast_ln183_6, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1484 'fsub' 'sub1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1485 [2/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1485 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1486 [2/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1486 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 2.34>
ST_385 : Operation 1487 [3/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1487 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1488 [4/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1488 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1489 [5/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1489 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1490 [6/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1490 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1491 [7/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1491 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln185_5 = bitcast i32 %sub0_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1492 'bitcast' 'bitcast_ln185_5' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_5, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1493 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln185_5 = trunc i32 %bitcast_ln185_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1494 'trunc' 'trunc_ln185_5' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1495 [1/1] (0.58ns)   --->   "%icmp_ln185_10 = icmp_ne  i8 %tmp_19, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1495 'icmp' 'icmp_ln185_10' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1496 [1/1] (0.75ns)   --->   "%icmp_ln185_11 = icmp_eq  i23 %trunc_ln185_5, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1496 'icmp' 'icmp_ln185_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node abs0_11)   --->   "%or_ln185_5 = or i1 %icmp_ln185_11, i1 %icmp_ln185_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1497 'or' 'or_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1498 [1/2] (1.64ns)   --->   "%tmp_20 = fcmp_ogt  i32 %sub0_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1498 'fcmp' 'tmp_20' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node abs0_11)   --->   "%and_ln185_5 = and i1 %or_ln185_5, i1 %tmp_20" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1499 'and' 'and_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1500 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_11 = select i1 %and_ln185_5, i32 %sub0_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1500 'select' 'abs0_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_385 : Operation 1501 [1/1] (0.00ns)   --->   "%bitcast_ln187_5 = bitcast i32 %sub1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1501 'bitcast' 'bitcast_ln187_5' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_5, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1502 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln187_5 = trunc i32 %bitcast_ln187_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1503 'trunc' 'trunc_ln187_5' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1504 [1/1] (0.58ns)   --->   "%icmp_ln187_10 = icmp_ne  i8 %tmp_21, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1504 'icmp' 'icmp_ln187_10' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1505 [1/1] (0.75ns)   --->   "%icmp_ln187_11 = icmp_eq  i23 %trunc_ln187_5, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1505 'icmp' 'icmp_ln187_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node abs1_11)   --->   "%or_ln187_5 = or i1 %icmp_ln187_11, i1 %icmp_ln187_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1506 'or' 'or_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1507 [1/2] (1.64ns)   --->   "%tmp_22 = fcmp_ogt  i32 %sub1_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1507 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node abs1_11)   --->   "%and_ln187_5 = and i1 %or_ln187_5, i1 %tmp_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1508 'and' 'and_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1509 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_11 = select i1 %and_ln187_5, i32 %sub1_5, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1509 'select' 'abs1_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_385 : Operation 1510 [2/2] (1.64ns)   --->   "%tmp_24 = fcmp_ogt  i32 %sub0_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1510 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1511 [2/2] (1.64ns)   --->   "%tmp_26 = fcmp_ogt  i32 %sub1_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1511 'fcmp' 'tmp_26' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1512 [1/7] (2.34ns)   --->   "%sub0_7 = fsub i32 %in_val_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:182]   --->   Operation 1512 'fsub' 'sub0_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1513 [1/7] (2.34ns)   --->   "%sub1_7 = fsub i32 %bitcast_ln183_7, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:183]   --->   Operation 1513 'fsub' 'sub1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 2.34>
ST_386 : Operation 1514 [2/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1514 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1515 [3/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1515 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1516 [4/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1516 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1517 [5/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1517 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1518 [6/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1518 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1519 [7/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1519 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln185_6 = bitcast i32 %sub0_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1520 'bitcast' 'bitcast_ln185_6' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_6, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1521 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln185_6 = trunc i32 %bitcast_ln185_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1522 'trunc' 'trunc_ln185_6' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1523 [1/1] (0.58ns)   --->   "%icmp_ln185_12 = icmp_ne  i8 %tmp_23, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1523 'icmp' 'icmp_ln185_12' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1524 [1/1] (0.75ns)   --->   "%icmp_ln185_13 = icmp_eq  i23 %trunc_ln185_6, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1524 'icmp' 'icmp_ln185_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node abs0_13)   --->   "%or_ln185_6 = or i1 %icmp_ln185_13, i1 %icmp_ln185_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1525 'or' 'or_ln185_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1526 [1/2] (1.64ns)   --->   "%tmp_24 = fcmp_ogt  i32 %sub0_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1526 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node abs0_13)   --->   "%and_ln185_6 = and i1 %or_ln185_6, i1 %tmp_24" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1527 'and' 'and_ln185_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1528 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_13 = select i1 %and_ln185_6, i32 %sub0_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1528 'select' 'abs0_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1529 [1/1] (0.00ns)   --->   "%bitcast_ln187_6 = bitcast i32 %sub1_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1529 'bitcast' 'bitcast_ln187_6' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_6, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1530 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln187_6 = trunc i32 %bitcast_ln187_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1531 'trunc' 'trunc_ln187_6' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1532 [1/1] (0.58ns)   --->   "%icmp_ln187_12 = icmp_ne  i8 %tmp_25, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1532 'icmp' 'icmp_ln187_12' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1533 [1/1] (0.75ns)   --->   "%icmp_ln187_13 = icmp_eq  i23 %trunc_ln187_6, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1533 'icmp' 'icmp_ln187_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node abs1_13)   --->   "%or_ln187_6 = or i1 %icmp_ln187_13, i1 %icmp_ln187_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1534 'or' 'or_ln187_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1535 [1/2] (1.64ns)   --->   "%tmp_26 = fcmp_ogt  i32 %sub1_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1535 'fcmp' 'tmp_26' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node abs1_13)   --->   "%and_ln187_6 = and i1 %or_ln187_6, i1 %tmp_26" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1536 'and' 'and_ln187_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1537 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_13 = select i1 %and_ln187_6, i32 %sub1_6, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1537 'select' 'abs1_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1538 [2/2] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i32 %sub0_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1538 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1539 [2/2] (1.64ns)   --->   "%tmp_30 = fcmp_ogt  i32 %sub1_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1539 'fcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 2.34>
ST_387 : Operation 1540 [1/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1540 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1541 [2/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1541 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1542 [3/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1542 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1543 [4/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1543 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1544 [5/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1544 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1545 [6/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1545 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1546 [7/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1546 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1547 [1/1] (0.00ns)   --->   "%bitcast_ln185_7 = bitcast i32 %sub0_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1547 'bitcast' 'bitcast_ln185_7' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln185_7, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1548 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln185_7 = trunc i32 %bitcast_ln185_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1549 'trunc' 'trunc_ln185_7' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1550 [1/1] (0.58ns)   --->   "%icmp_ln185_14 = icmp_ne  i8 %tmp_27, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1550 'icmp' 'icmp_ln185_14' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1551 [1/1] (0.75ns)   --->   "%icmp_ln185_15 = icmp_eq  i23 %trunc_ln185_7, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1551 'icmp' 'icmp_ln185_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node abs0_15)   --->   "%or_ln185_7 = or i1 %icmp_ln185_15, i1 %icmp_ln185_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1552 'or' 'or_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1553 [1/2] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i32 %sub0_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1553 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node abs0_15)   --->   "%and_ln185_7 = and i1 %or_ln185_7, i1 %tmp_28" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1554 'and' 'and_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1555 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_15 = select i1 %and_ln185_7, i32 %sub0_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:185]   --->   Operation 1555 'select' 'abs0_15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_387 : Operation 1556 [1/1] (0.00ns)   --->   "%bitcast_ln187_7 = bitcast i32 %sub1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1556 'bitcast' 'bitcast_ln187_7' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln187_7, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1557 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln187_7 = trunc i32 %bitcast_ln187_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1558 'trunc' 'trunc_ln187_7' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1559 [1/1] (0.58ns)   --->   "%icmp_ln187_14 = icmp_ne  i8 %tmp_29, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1559 'icmp' 'icmp_ln187_14' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1560 [1/1] (0.75ns)   --->   "%icmp_ln187_15 = icmp_eq  i23 %trunc_ln187_7, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1560 'icmp' 'icmp_ln187_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node abs1_15)   --->   "%or_ln187_7 = or i1 %icmp_ln187_15, i1 %icmp_ln187_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1561 'or' 'or_ln187_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1562 [1/2] (1.64ns)   --->   "%tmp_30 = fcmp_ogt  i32 %sub1_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1562 'fcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node abs1_15)   --->   "%and_ln187_7 = and i1 %or_ln187_7, i1 %tmp_30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1563 'and' 'and_ln187_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1564 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_15 = select i1 %and_ln187_7, i32 %sub1_7, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:187]   --->   Operation 1564 'select' 'abs1_15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 388 <SV = 387> <Delay = 2.34>
ST_388 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln190 = bitcast i32 %sub7_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1565 'bitcast' 'bitcast_ln190' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 1566 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1566 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_388 : Operation 1567 [1/7] (2.34ns)   --->   "%sub7_1_i = fsub i32 %abs0_3, i32 %abs1_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1567 'fsub' 'sub7_1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1568 [2/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1568 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1569 [3/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1569 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1570 [4/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1570 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1571 [5/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1571 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1572 [6/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1572 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 1573 [7/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1573 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 2.34>
ST_389 : Operation 1574 [1/1] (0.00ns)   --->   "%bitcast_ln190_1 = bitcast i32 %sub7_1_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1574 'bitcast' 'bitcast_ln190_1' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 1575 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1575 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_389 : Operation 1576 [1/7] (2.34ns)   --->   "%sub7_2_i = fsub i32 %abs0_5, i32 %abs1_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1576 'fsub' 'sub7_2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1577 [2/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1577 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1578 [3/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1578 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1579 [4/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1579 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1580 [5/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1580 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 1581 [6/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1581 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 2.34>
ST_390 : Operation 1582 [1/1] (0.00ns)   --->   "%bitcast_ln190_2 = bitcast i32 %sub7_2_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1582 'bitcast' 'bitcast_ln190_2' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 1583 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1583 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_390 : Operation 1584 [1/7] (2.34ns)   --->   "%sub7_3_i = fsub i32 %abs0_7, i32 %abs1_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1584 'fsub' 'sub7_3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1585 [2/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1585 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1586 [3/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1586 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1587 [4/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1587 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1588 [5/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1588 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 2.34>
ST_391 : Operation 1589 [1/1] (0.00ns)   --->   "%bitcast_ln190_3 = bitcast i32 %sub7_3_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1589 'bitcast' 'bitcast_ln190_3' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1590 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1590 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_391 : Operation 1591 [1/7] (2.34ns)   --->   "%sub7_4_i = fsub i32 %abs0_9, i32 %abs1_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1591 'fsub' 'sub7_4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1592 [2/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1592 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1593 [3/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1593 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1594 [4/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1594 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 2.34>
ST_392 : Operation 1595 [1/1] (0.00ns)   --->   "%bitcast_ln190_4 = bitcast i32 %sub7_4_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1595 'bitcast' 'bitcast_ln190_4' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1596 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1596 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_392 : Operation 1597 [1/7] (2.34ns)   --->   "%sub7_5_i = fsub i32 %abs0_11, i32 %abs1_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1597 'fsub' 'sub7_5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1598 [2/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1598 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1599 [3/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1599 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 2.34>
ST_393 : Operation 1600 [1/1] (0.00ns)   --->   "%bitcast_ln190_5 = bitcast i32 %sub7_5_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1600 'bitcast' 'bitcast_ln190_5' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 1601 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1601 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_393 : Operation 1602 [1/7] (2.34ns)   --->   "%sub7_6_i = fsub i32 %abs0_13, i32 %abs1_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1602 'fsub' 'sub7_6_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 1603 [2/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1603 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 2.34>
ST_394 : Operation 1604 [1/1] (0.00ns)   --->   "%bitcast_ln190_6 = bitcast i32 %sub7_6_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1604 'bitcast' 'bitcast_ln190_6' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 1605 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1605 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_394 : Operation 1606 [1/7] (2.34ns)   --->   "%sub7_7_i = fsub i32 %abs0_15, i32 %abs1_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1606 'fsub' 'sub7_7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 1.21>
ST_395 : Operation 1607 [1/1] (0.00ns)   --->   "%bitcast_ln190_7 = bitcast i32 %sub7_7_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1607 'bitcast' 'bitcast_ln190_7' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 1608 [1/1] (1.21ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln190_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:190]   --->   Operation 1608 'write' 'write_ln190' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 396 <SV = 395> <Delay = 0.00>
ST_396 : Operation 1609 [8/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1609 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 397 <SV = 396> <Delay = 0.00>
ST_397 : Operation 1610 [7/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1610 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 398 <SV = 397> <Delay = 0.00>
ST_398 : Operation 1611 [6/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1611 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 399 <SV = 398> <Delay = 0.00>
ST_399 : Operation 1612 [5/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1612 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 400 <SV = 399> <Delay = 0.00>
ST_400 : Operation 1613 [4/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1613 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 401 <SV = 400> <Delay = 0.00>
ST_401 : Operation 1614 [3/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1614 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 402 <SV = 401> <Delay = 0.00>
ST_402 : Operation 1615 [2/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1615 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 403 <SV = 402> <Delay = 0.00>
ST_403 : Operation 1616 [1/8] (0.00ns)   --->   "%call_ln452 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:452]   --->   Operation 1616 'call' 'call_ln452' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 404 <SV = 403> <Delay = 1.21>
ST_404 : Operation 1617 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1617 'read' 'z_copy_1_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 405 <SV = 404> <Delay = 2.34>
ST_405 : Operation 1618 [1/1] (0.00ns)   --->   "%in1_val_8 = bitcast i32 %x_hat_copy_2_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1618 'bitcast' 'in1_val_8' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1619 [1/1] (0.00ns)   --->   "%in2_val_8 = bitcast i32 %z_copy_1_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1619 'bitcast' 'in2_val_8' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1620 [7/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1620 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 1621 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1621 'read' 'z_copy_1_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 406 <SV = 405> <Delay = 2.34>
ST_406 : Operation 1622 [6/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1622 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 1623 [1/1] (0.00ns)   --->   "%in1_val_9 = bitcast i32 %x_hat_copy_2_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1623 'bitcast' 'in1_val_9' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 1624 [1/1] (0.00ns)   --->   "%in2_val_9 = bitcast i32 %z_copy_1_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1624 'bitcast' 'in2_val_9' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 1625 [7/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1625 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 1626 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1626 'read' 'z_copy_1_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 407 <SV = 406> <Delay = 2.34>
ST_407 : Operation 1627 [5/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1627 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 1628 [6/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1628 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 1629 [1/1] (0.00ns)   --->   "%in1_val_10 = bitcast i32 %x_hat_copy_2_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1629 'bitcast' 'in1_val_10' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 1630 [1/1] (0.00ns)   --->   "%in2_val_10 = bitcast i32 %z_copy_1_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1630 'bitcast' 'in2_val_10' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 1631 [7/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1631 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 1632 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1632 'read' 'z_copy_1_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 408 <SV = 407> <Delay = 2.34>
ST_408 : Operation 1633 [4/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1633 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 1634 [5/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1634 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 1635 [6/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1635 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 1636 [1/1] (0.00ns)   --->   "%in1_val_11 = bitcast i32 %x_hat_copy_2_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1636 'bitcast' 'in1_val_11' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 1637 [1/1] (0.00ns)   --->   "%in2_val_11 = bitcast i32 %z_copy_1_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1637 'bitcast' 'in2_val_11' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 1638 [7/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1638 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 1639 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1639 'read' 'z_copy_1_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 409 <SV = 408> <Delay = 2.34>
ST_409 : Operation 1640 [3/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1640 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1641 [4/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1641 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1642 [5/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1642 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1643 [6/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1643 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1644 [1/1] (0.00ns)   --->   "%in1_val_12 = bitcast i32 %x_hat_copy_2_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1644 'bitcast' 'in1_val_12' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 1645 [1/1] (0.00ns)   --->   "%in2_val_12 = bitcast i32 %z_copy_1_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1645 'bitcast' 'in2_val_12' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 1646 [7/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1646 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1647 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1647 'read' 'z_copy_1_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 410 <SV = 409> <Delay = 2.34>
ST_410 : Operation 1648 [2/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1648 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1649 [3/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1649 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1650 [4/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1650 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1651 [5/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1651 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1652 [6/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1652 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1653 [1/1] (0.00ns)   --->   "%in1_val_13 = bitcast i32 %x_hat_copy_2_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1653 'bitcast' 'in1_val_13' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 1654 [1/1] (0.00ns)   --->   "%in2_val_13 = bitcast i32 %z_copy_1_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1654 'bitcast' 'in2_val_13' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 1655 [7/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1655 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 1656 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1656 'read' 'z_copy_1_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 411 <SV = 410> <Delay = 2.34>
ST_411 : Operation 1657 [1/7] (2.34ns)   --->   "%result_24 = fsub i32 %in1_val_8, i32 %in2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1657 'fsub' 'result_24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1658 [2/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1658 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1659 [3/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1659 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1660 [4/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1660 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1661 [5/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1661 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1662 [6/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1662 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1663 [1/1] (0.00ns)   --->   "%in1_val_14 = bitcast i32 %x_hat_copy_2_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1663 'bitcast' 'in1_val_14' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 1664 [1/1] (0.00ns)   --->   "%in2_val_14 = bitcast i32 %z_copy_1_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1664 'bitcast' 'in2_val_14' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 1665 [7/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1665 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 1666 [1/1] (1.21ns)   --->   "%z_copy_1_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1666 'read' 'z_copy_1_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 412 <SV = 411> <Delay = 2.34>
ST_412 : Operation 1667 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast i32 %result_24" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1667 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1668 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1668 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_412 : Operation 1669 [1/7] (2.34ns)   --->   "%result_25 = fsub i32 %in1_val_9, i32 %in2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1669 'fsub' 'result_25' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1670 [2/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1670 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1671 [3/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1671 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1672 [4/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1672 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1673 [5/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1673 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1674 [6/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1674 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 1675 [1/1] (0.00ns)   --->   "%in1_val_15 = bitcast i32 %x_hat_copy_2_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:31]   --->   Operation 1675 'bitcast' 'in1_val_15' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1676 [1/1] (0.00ns)   --->   "%in2_val_15 = bitcast i32 %z_copy_1_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:32]   --->   Operation 1676 'bitcast' 'in2_val_15' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 1677 [7/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1677 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 2.34>
ST_413 : Operation 1678 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast i32 %result_25" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1678 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 1679 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1679 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_413 : Operation 1680 [1/7] (2.34ns)   --->   "%result_26 = fsub i32 %in1_val_10, i32 %in2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1680 'fsub' 'result_26' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 1681 [2/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1681 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 1682 [3/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1682 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 1683 [4/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1683 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 1684 [5/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1684 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 1685 [6/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1685 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 2.34>
ST_414 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast i32 %result_26" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1686 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 1687 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1687 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_414 : Operation 1688 [1/7] (2.34ns)   --->   "%result_27 = fsub i32 %in1_val_11, i32 %in2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1688 'fsub' 'result_27' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 1689 [2/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1689 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 1690 [3/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1690 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 1691 [4/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1691 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 1692 [5/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1692 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 2.34>
ST_415 : Operation 1693 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast i32 %result_27" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1693 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 1694 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1694 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_415 : Operation 1695 [1/7] (2.34ns)   --->   "%result_28 = fsub i32 %in1_val_12, i32 %in2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1695 'fsub' 'result_28' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1696 [2/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1696 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1697 [3/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1697 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1698 [4/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1698 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 2.34>
ST_416 : Operation 1699 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast i32 %result_28" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1699 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 1700 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1700 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_416 : Operation 1701 [1/7] (2.34ns)   --->   "%result_29 = fsub i32 %in1_val_13, i32 %in2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1701 'fsub' 'result_29' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 1702 [2/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1702 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 1703 [3/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1703 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 2.34>
ST_417 : Operation 1704 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast i32 %result_29" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1704 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 1705 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1705 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_417 : Operation 1706 [1/7] (2.34ns)   --->   "%result_30 = fsub i32 %in1_val_14, i32 %in2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1706 'fsub' 'result_30' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 1707 [2/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1707 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 2.34>
ST_418 : Operation 1708 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast i32 %result_30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1708 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1709 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1709 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_418 : Operation 1710 [1/7] (2.34ns)   --->   "%result_31 = fsub i32 %in1_val_15, i32 %in2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:33]   --->   Operation 1710 'fsub' 'result_31' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 1.21>
ST_419 : Operation 1711 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast i32 %result_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1711 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1712 [1/1] (1.21ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln34_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:34]   --->   Operation 1712 'write' 'write_ln34' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 420 <SV = 419> <Delay = 1.21>
ST_420 : Operation 1713 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1713 'read' 'x_hat_z_stream_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 421 <SV = 420> <Delay = 2.34>
ST_421 : Operation 1714 [1/1] (0.00ns)   --->   "%in_1_val_8 = bitcast i32 %x_hat_z_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1714 'bitcast' 'in_1_val_8' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 1715 [1/1] (0.00ns)   --->   "%in_2_val_8 = bitcast i32 %u_copy_3_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1715 'bitcast' 'in_2_val_8' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 1716 [7/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1716 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1717 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1717 'read' 'x_hat_z_stream_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 422 <SV = 421> <Delay = 2.34>
ST_422 : Operation 1718 [6/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1718 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1719 [1/1] (0.00ns)   --->   "%in_1_val_9 = bitcast i32 %x_hat_z_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1719 'bitcast' 'in_1_val_9' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 1720 [1/1] (0.00ns)   --->   "%in_2_val_9 = bitcast i32 %u_copy_3_stream_read_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1720 'bitcast' 'in_2_val_9' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 1721 [7/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1721 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1722 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1722 'read' 'x_hat_z_stream_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 423 <SV = 422> <Delay = 2.34>
ST_423 : Operation 1723 [5/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1723 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1724 [6/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1724 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1725 [1/1] (0.00ns)   --->   "%in_1_val_10 = bitcast i32 %x_hat_z_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1725 'bitcast' 'in_1_val_10' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 1726 [1/1] (0.00ns)   --->   "%in_2_val_10 = bitcast i32 %u_copy_3_stream_read_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1726 'bitcast' 'in_2_val_10' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 1727 [7/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1727 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1728 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1728 'read' 'x_hat_z_stream_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 424 <SV = 423> <Delay = 2.34>
ST_424 : Operation 1729 [4/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1729 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1730 [5/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1730 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1731 [6/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1731 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1732 [1/1] (0.00ns)   --->   "%in_1_val_11 = bitcast i32 %x_hat_z_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1732 'bitcast' 'in_1_val_11' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 1733 [1/1] (0.00ns)   --->   "%in_2_val_11 = bitcast i32 %u_copy_3_stream_read_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1733 'bitcast' 'in_2_val_11' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 1734 [7/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1734 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1735 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1735 'read' 'x_hat_z_stream_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 425 <SV = 424> <Delay = 2.34>
ST_425 : Operation 1736 [3/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1736 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1737 [4/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1737 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1738 [5/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1738 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1739 [6/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1739 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1740 [1/1] (0.00ns)   --->   "%in_1_val_12 = bitcast i32 %x_hat_z_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1740 'bitcast' 'in_1_val_12' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 1741 [1/1] (0.00ns)   --->   "%in_2_val_12 = bitcast i32 %u_copy_3_stream_read_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1741 'bitcast' 'in_2_val_12' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 1742 [7/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1742 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1743 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1743 'read' 'x_hat_z_stream_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 426 <SV = 425> <Delay = 2.34>
ST_426 : Operation 1744 [2/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1744 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1745 [3/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1745 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1746 [4/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1746 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1747 [5/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1747 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1748 [6/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1748 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1749 [1/1] (0.00ns)   --->   "%in_1_val_13 = bitcast i32 %x_hat_z_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1749 'bitcast' 'in_1_val_13' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 1750 [1/1] (0.00ns)   --->   "%in_2_val_13 = bitcast i32 %u_copy_3_stream_read_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1750 'bitcast' 'in_2_val_13' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 1751 [7/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1751 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1752 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1752 'read' 'x_hat_z_stream_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 427 <SV = 426> <Delay = 2.34>
ST_427 : Operation 1753 [1/7] (2.34ns)   --->   "%add_i1 = fadd i32 %in_1_val_8, i32 %in_2_val_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1753 'fadd' 'add_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1754 [2/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1754 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1755 [3/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1755 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1756 [4/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1756 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1757 [5/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1757 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1758 [6/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1758 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1759 [1/1] (0.00ns)   --->   "%in_1_val_14 = bitcast i32 %x_hat_z_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1759 'bitcast' 'in_1_val_14' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 1760 [1/1] (0.00ns)   --->   "%in_2_val_14 = bitcast i32 %u_copy_3_stream_read_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1760 'bitcast' 'in_2_val_14' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 1761 [7/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1761 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1762 [1/1] (1.21ns)   --->   "%x_hat_z_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1762 'read' 'x_hat_z_stream_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 428 <SV = 427> <Delay = 2.34>
ST_428 : Operation 1763 [1/1] (0.00ns)   --->   "%bitcast_ln144_8 = bitcast i32 %add_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1763 'bitcast' 'bitcast_ln144_8' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 1764 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1764 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_428 : Operation 1765 [1/7] (2.34ns)   --->   "%add_1_i1 = fadd i32 %in_1_val_9, i32 %in_2_val_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1765 'fadd' 'add_1_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1766 [2/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1766 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1767 [3/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1767 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1768 [4/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1768 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1769 [5/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1769 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1770 [6/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1770 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 1771 [1/1] (0.00ns)   --->   "%in_1_val_15 = bitcast i32 %x_hat_z_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:142]   --->   Operation 1771 'bitcast' 'in_1_val_15' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 1772 [1/1] (0.00ns)   --->   "%in_2_val_15 = bitcast i32 %u_copy_3_stream_read_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:143]   --->   Operation 1772 'bitcast' 'in_2_val_15' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 1773 [7/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1773 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 2.34>
ST_429 : Operation 1774 [1/1] (0.00ns)   --->   "%bitcast_ln144_9 = bitcast i32 %add_1_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1774 'bitcast' 'bitcast_ln144_9' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1775 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1775 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_429 : Operation 1776 [1/7] (2.34ns)   --->   "%add_2_i1 = fadd i32 %in_1_val_10, i32 %in_2_val_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1776 'fadd' 'add_2_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1777 [2/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1777 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1778 [3/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1778 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1779 [4/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1779 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1780 [5/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1780 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1781 [6/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1781 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 2.34>
ST_430 : Operation 1782 [1/1] (0.00ns)   --->   "%bitcast_ln144_10 = bitcast i32 %add_2_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1782 'bitcast' 'bitcast_ln144_10' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 1783 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1783 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_430 : Operation 1784 [1/7] (2.34ns)   --->   "%add_3_i1 = fadd i32 %in_1_val_11, i32 %in_2_val_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1784 'fadd' 'add_3_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1785 [2/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1785 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1786 [3/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1786 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1787 [4/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1787 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1788 [5/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1788 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 2.34>
ST_431 : Operation 1789 [1/1] (0.00ns)   --->   "%bitcast_ln144_11 = bitcast i32 %add_3_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1789 'bitcast' 'bitcast_ln144_11' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 1790 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1790 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_431 : Operation 1791 [1/7] (2.34ns)   --->   "%add_4_i1 = fadd i32 %in_1_val_12, i32 %in_2_val_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1791 'fadd' 'add_4_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 1792 [2/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1792 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 1793 [3/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1793 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 1794 [4/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1794 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 2.34>
ST_432 : Operation 1795 [1/1] (0.00ns)   --->   "%bitcast_ln144_12 = bitcast i32 %add_4_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1795 'bitcast' 'bitcast_ln144_12' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 1796 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1796 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_432 : Operation 1797 [1/7] (2.34ns)   --->   "%add_5_i1 = fadd i32 %in_1_val_13, i32 %in_2_val_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1797 'fadd' 'add_5_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 1798 [2/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1798 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 1799 [3/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1799 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 2.34>
ST_433 : Operation 1800 [1/1] (0.00ns)   --->   "%bitcast_ln144_13 = bitcast i32 %add_5_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1800 'bitcast' 'bitcast_ln144_13' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 1801 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_13" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1801 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_433 : Operation 1802 [1/7] (2.34ns)   --->   "%add_6_i1 = fadd i32 %in_1_val_14, i32 %in_2_val_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1802 'fadd' 'add_6_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 1803 [2/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1803 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 2.34>
ST_434 : Operation 1804 [1/1] (0.00ns)   --->   "%bitcast_ln144_14 = bitcast i32 %add_6_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1804 'bitcast' 'bitcast_ln144_14' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 1805 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1805 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_434 : Operation 1806 [1/7] (2.34ns)   --->   "%add_7_i1 = fadd i32 %in_1_val_15, i32 %in_2_val_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1806 'fadd' 'add_7_i1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 1.21>
ST_435 : Operation 1807 [1/1] (0.00ns)   --->   "%specpipeline_ln436 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:436]   --->   Operation 1807 'specpipeline' 'specpipeline_ln436' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 1808 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 1808 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 1809 [1/1] (0.00ns)   --->   "%bitcast_ln144_15 = bitcast i32 %add_7_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1809 'bitcast' 'bitcast_ln144_15' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 1810 [1/1] (1.21ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %u_stream, i32 %bitcast_ln144_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:144]   --->   Operation 1810 'write' 'write_ln144' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_435 : Operation 1811 [1/1] (0.00ns)   --->   "%br_ln433 = br void %for.inc" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:433]   --->   Operation 1811 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [24]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [61]  (0.387 ns)

 <State 2>: 0.823ns
The critical path consists of the following:
	'load' operation ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:433) on local variable 'i' [64]  (0 ns)
	'add' operation ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:433) [67]  (0.436 ns)
	'store' operation ('store_ln433', /home/bsheh002/ADMM07/alveo/src/bp.cpp:433) of variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:433 on local variable 'i' [692]  (0.387 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [130]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [132]  (1.22 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [133]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [135]  (1.22 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_2', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [136]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [138]  (1.22 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_3', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [139]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [141]  (1.22 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_4', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [142]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [144]  (1.22 ns)

 <State 8>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [145]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [147]  (1.22 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_6', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [148]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [150]  (1.22 ns)

 <State 10>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load_7', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on array 'vec_q_bram' [151]  (0.699 ns)
	fifo write operation ('write_ln120', /home/bsheh002/ADMM07/alveo/src/bp.cpp:120) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:120) [153]  (1.22 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 0ns
The critical path consists of the following:

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 1.22ns
The critical path consists of the following:
	fifo read operation ('z_copy_2_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:31) on port 'z_copy_2_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:31) [73]  (1.22 ns)

 <State 113>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 114>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 115>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 116>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 117>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 118>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 119>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [77]  (2.34 ns)

 <State 120>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [84]  (2.34 ns)

 <State 121>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [91]  (2.34 ns)

 <State 122>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [98]  (2.34 ns)

 <State 123>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [105]  (2.34 ns)

 <State 124>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [112]  (2.34 ns)

 <State 125>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [119]  (2.34 ns)

 <State 126>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [126]  (2.34 ns)

 <State 127>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln34', /home/bsheh002/ADMM07/alveo/src/bp.cpp:34) on port 'z_u_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:34) [128]  (1.22 ns)

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 0ns
The critical path consists of the following:

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 0ns
The critical path consists of the following:

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0ns
The critical path consists of the following:

 <State 137>: 0ns
The critical path consists of the following:

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 0ns
The critical path consists of the following:

 <State 143>: 0ns
The critical path consists of the following:

 <State 144>: 0ns
The critical path consists of the following:

 <State 145>: 0ns
The critical path consists of the following:

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 0ns
The critical path consists of the following:

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0ns
The critical path consists of the following:

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 0ns
The critical path consists of the following:

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0ns
The critical path consists of the following:

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 0ns
The critical path consists of the following:

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 0ns
The critical path consists of the following:

 <State 246>: 0ns
The critical path consists of the following:

 <State 247>: 0ns
The critical path consists of the following:

 <State 248>: 0ns
The critical path consists of the following:

 <State 249>: 0ns
The critical path consists of the following:

 <State 250>: 0ns
The critical path consists of the following:

 <State 251>: 0ns
The critical path consists of the following:

 <State 252>: 0ns
The critical path consists of the following:

 <State 253>: 0ns
The critical path consists of the following:

 <State 254>: 0ns
The critical path consists of the following:

 <State 255>: 0ns
The critical path consists of the following:

 <State 256>: 0ns
The critical path consists of the following:

 <State 257>: 0ns
The critical path consists of the following:

 <State 258>: 0ns
The critical path consists of the following:

 <State 259>: 0ns
The critical path consists of the following:

 <State 260>: 0ns
The critical path consists of the following:

 <State 261>: 0ns
The critical path consists of the following:

 <State 262>: 0ns
The critical path consists of the following:

 <State 263>: 0ns
The critical path consists of the following:

 <State 264>: 0ns
The critical path consists of the following:

 <State 265>: 0ns
The critical path consists of the following:

 <State 266>: 0ns
The critical path consists of the following:

 <State 267>: 0ns
The critical path consists of the following:

 <State 268>: 0ns
The critical path consists of the following:

 <State 269>: 0ns
The critical path consists of the following:

 <State 270>: 0ns
The critical path consists of the following:

 <State 271>: 0ns
The critical path consists of the following:

 <State 272>: 0ns
The critical path consists of the following:

 <State 273>: 0ns
The critical path consists of the following:

 <State 274>: 0ns
The critical path consists of the following:

 <State 275>: 0ns
The critical path consists of the following:

 <State 276>: 0ns
The critical path consists of the following:

 <State 277>: 0ns
The critical path consists of the following:

 <State 278>: 0ns
The critical path consists of the following:

 <State 279>: 0ns
The critical path consists of the following:

 <State 280>: 0ns
The critical path consists of the following:

 <State 281>: 0ns
The critical path consists of the following:

 <State 282>: 0ns
The critical path consists of the following:

 <State 283>: 0ns
The critical path consists of the following:

 <State 284>: 0ns
The critical path consists of the following:

 <State 285>: 0ns
The critical path consists of the following:

 <State 286>: 0ns
The critical path consists of the following:

 <State 287>: 0ns
The critical path consists of the following:

 <State 288>: 0ns
The critical path consists of the following:

 <State 289>: 0ns
The critical path consists of the following:

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 0ns
The critical path consists of the following:

 <State 292>: 0ns
The critical path consists of the following:

 <State 293>: 0ns
The critical path consists of the following:

 <State 294>: 0ns
The critical path consists of the following:

 <State 295>: 0ns
The critical path consists of the following:

 <State 296>: 0ns
The critical path consists of the following:

 <State 297>: 0ns
The critical path consists of the following:

 <State 298>: 0ns
The critical path consists of the following:

 <State 299>: 0ns
The critical path consists of the following:

 <State 300>: 0ns
The critical path consists of the following:

 <State 301>: 0ns
The critical path consists of the following:

 <State 302>: 0ns
The critical path consists of the following:

 <State 303>: 0ns
The critical path consists of the following:

 <State 304>: 0ns
The critical path consists of the following:

 <State 305>: 0ns
The critical path consists of the following:

 <State 306>: 0ns
The critical path consists of the following:

 <State 307>: 0ns
The critical path consists of the following:

 <State 308>: 0ns
The critical path consists of the following:

 <State 309>: 0ns
The critical path consists of the following:

 <State 310>: 0ns
The critical path consists of the following:

 <State 311>: 1.22ns
The critical path consists of the following:
	fifo read operation ('mac_res_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:126) on port 'mac_res_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:126) [154]  (1.22 ns)

 <State 312>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 313>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 314>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 315>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 316>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 317>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 318>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [158]  (2.34 ns)

 <State 319>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [165]  (2.34 ns)

 <State 320>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [172]  (2.34 ns)

 <State 321>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [179]  (2.34 ns)

 <State 322>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [186]  (2.34 ns)

 <State 323>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [193]  (2.34 ns)

 <State 324>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [200]  (2.34 ns)

 <State 325>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:128) [207]  (2.34 ns)

 <State 326>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln129', /home/bsheh002/ADMM07/alveo/src/bp.cpp:129) on port 'x_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:129) [209]  (1.22 ns)

 <State 327>: 1.22ns
The critical path consists of the following:
	fifo read operation ('x_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:161) on port 'x_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:161) [210]  (1.22 ns)

 <State 328>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:163) [214]  (2.32 ns)

 <State 329>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:163) [214]  (2.32 ns)

 <State 330>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:163) [214]  (2.32 ns)

 <State 331>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:163) [214]  (2.32 ns)

 <State 332>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 333>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 334>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 335>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 336>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 337>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 338>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [216]  (2.34 ns)

 <State 339>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [225]  (2.34 ns)

 <State 340>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [234]  (2.34 ns)

 <State 341>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [243]  (2.34 ns)

 <State 342>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [252]  (2.34 ns)

 <State 343>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [261]  (2.34 ns)

 <State 344>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [270]  (2.34 ns)

 <State 345>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:165) [279]  (2.34 ns)

 <State 346>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln166', /home/bsheh002/ADMM07/alveo/src/bp.cpp:166) on port 'x_hat_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:166) [281]  (1.22 ns)

 <State 347>: 0ns
The critical path consists of the following:

 <State 348>: 0ns
The critical path consists of the following:

 <State 349>: 0ns
The critical path consists of the following:

 <State 350>: 0ns
The critical path consists of the following:

 <State 351>: 0ns
The critical path consists of the following:

 <State 352>: 0ns
The critical path consists of the following:

 <State 353>: 0ns
The critical path consists of the following:

 <State 354>: 0ns
The critical path consists of the following:

 <State 355>: 1.92ns
The critical path consists of the following:
	fifo read operation ('x_hat_copy_3_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:247) on port 'x_hat_copy_3_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:247) [283]  (1.22 ns)
	'store' operation ('store_ln247', /home/bsheh002/ADMM07/alveo/src/bp.cpp:247) of variable 'bitcast_ln247', /home/bsheh002/ADMM07/alveo/src/bp.cpp:247 on array 'x_bram' [285]  (0.699 ns)

 <State 356>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 357>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 358>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 359>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 360>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 361>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 362>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [311]  (2.34 ns)

 <State 363>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [318]  (2.34 ns)

 <State 364>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [325]  (2.34 ns)

 <State 365>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [332]  (2.34 ns)

 <State 366>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [339]  (2.34 ns)

 <State 367>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [346]  (2.34 ns)

 <State 368>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [353]  (2.34 ns)

 <State 369>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [360]  (2.34 ns)

 <State 370>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln144', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) on port 'x_hat_u_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [362]  (1.22 ns)

 <State 371>: 1.43ns
The critical path consists of the following:
	fifo read operation ('x_hat_u_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:181) on port 'x_hat_u_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:181) [363]  (1.22 ns)
	'xor' operation ('xor_ln183', /home/bsheh002/ADMM07/alveo/src/bp.cpp:183) [366]  (0.21 ns)

 <State 372>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 373>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 374>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 375>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 376>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 377>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 378>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [365]  (2.34 ns)

 <State 379>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [392]  (2.34 ns)

 <State 380>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:182) [419]  (2.34 ns)

 <State 381>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 382>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 383>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 384>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 385>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 386>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 387>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [387]  (2.34 ns)

 <State 388>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [414]  (2.34 ns)

 <State 389>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_2_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [441]  (2.34 ns)

 <State 390>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_3_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [468]  (2.34 ns)

 <State 391>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_4_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [495]  (2.34 ns)

 <State 392>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_5_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [522]  (2.34 ns)

 <State 393>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_6_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [549]  (2.34 ns)

 <State 394>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub7_7_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [576]  (2.34 ns)

 <State 395>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln190', /home/bsheh002/ADMM07/alveo/src/bp.cpp:190) on port 'z_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:190) [578]  (1.22 ns)

 <State 396>: 0ns
The critical path consists of the following:

 <State 397>: 0ns
The critical path consists of the following:

 <State 398>: 0ns
The critical path consists of the following:

 <State 399>: 0ns
The critical path consists of the following:

 <State 400>: 0ns
The critical path consists of the following:

 <State 401>: 0ns
The critical path consists of the following:

 <State 402>: 0ns
The critical path consists of the following:

 <State 403>: 0ns
The critical path consists of the following:

 <State 404>: 1.22ns
The critical path consists of the following:
	fifo read operation ('z_copy_1_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:32) on port 'z_copy_1_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:32) [582]  (1.22 ns)

 <State 405>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 406>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 407>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 408>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 409>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 410>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 411>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [584]  (2.34 ns)

 <State 412>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [591]  (2.34 ns)

 <State 413>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [598]  (2.34 ns)

 <State 414>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [605]  (2.34 ns)

 <State 415>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [612]  (2.34 ns)

 <State 416>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [619]  (2.34 ns)

 <State 417>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [626]  (2.34 ns)

 <State 418>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:33) [633]  (2.34 ns)

 <State 419>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln34', /home/bsheh002/ADMM07/alveo/src/bp.cpp:34) on port 'x_hat_z_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:34) [635]  (1.22 ns)

 <State 420>: 1.22ns
The critical path consists of the following:
	fifo read operation ('x_hat_z_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:142) on port 'x_hat_z_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:142) [636]  (1.22 ns)

 <State 421>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 422>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 423>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 424>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 425>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 426>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 427>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [640]  (2.34 ns)

 <State 428>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [647]  (2.34 ns)

 <State 429>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [654]  (2.34 ns)

 <State 430>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [661]  (2.34 ns)

 <State 431>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [668]  (2.34 ns)

 <State 432>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [675]  (2.34 ns)

 <State 433>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [682]  (2.34 ns)

 <State 434>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [689]  (2.34 ns)

 <State 435>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln144', /home/bsheh002/ADMM07/alveo/src/bp.cpp:144) on port 'u_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:144) [691]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
