INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_1bit
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module enabler4_32bit
INFO: [VRFC 10-311] analyzing module enabler_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to1_2bit
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_1bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_3bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_3bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-311] analyzing module reg_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_delta
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:41]
WARNING: [VRFC 10-8497] literal value 'd5 truncated to fit in 2 bits [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/arith_file.v:42]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_32bit
INFO: [VRFC 10-311] analyzing module lsfr_64bit
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/EG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EG
WARNING: [VRFC 10-3676] redeclaration of ansi port 'o_lsfr0' is not allowed [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/EG.v:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'o_lsfr1' is not allowed [D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/EG.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_input_interface
INFO: [VRFC 10-311] analyzing module bram_output_interface
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module en_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_EG_0_0/sim/testbench_EG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_EG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_output_interface_0_0/sim/testbench_bram_output_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_bram_input_interface_0_0/sim/testbench_bram_input_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.ip_user_files/bd/testbench/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup3/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
