$date
	Tue Aug 29 21:31:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AXI4_write_Testbench $end
$var wire 2 ! write_resp [1:0] $end
$var wire 1 " write_resp_valid $end
$var wire 1 # write_enable $end
$var wire 1 $ write_data_ready $end
$var wire 2 % write_address [1:0] $end
$var wire 1 & write_addr_ready $end
$var wire 32 ' rdata_in [31:0] $end
$var parameter 32 ( ADDRESS_WIDTH $end
$var reg 1 ) axi_clk $end
$var reg 1 * resetn $end
$var reg 2 + write_addr [1:0] $end
$var reg 1 , write_addr_valid $end
$var reg 32 - write_data [31:0] $end
$var reg 1 . write_data_valid $end
$var reg 1 / write_resp_ready $end
$var integer 32 0 i [31:0] $end
$scope module uut $end
$var wire 2 1 addr_out [1:0] $end
$var wire 1 ) axi_clk $end
$var wire 32 2 data_out [31:0] $end
$var wire 1 # data_valid $end
$var wire 1 * resetn $end
$var wire 2 3 write_addr [1:0] $end
$var wire 1 , write_addr_valid $end
$var wire 32 4 write_data [31:0] $end
$var wire 1 . write_data_valid $end
$var wire 2 5 write_resp [1:0] $end
$var wire 1 / write_resp_ready $end
$var parameter 32 6 ADDRESS_WIDTH $end
$var reg 1 7 addr_done $end
$var reg 2 8 addr_latch [1:0] $end
$var reg 1 9 data_done $end
$var reg 32 : data_latch [31:0] $end
$var reg 1 & write_addr_ready $end
$var reg 1 $ write_data_ready $end
$var reg 1 " write_resp_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 6
b10 (
$end
#0
$dumpvars
b0 :
09
b0 8
07
b0 5
b0 4
b0 3
b0 2
b0 1
bx 0
0/
0.
b0 -
0,
b0 +
0*
1)
b0 '
0&
b0 %
0$
0#
0"
b0 !
$end
#5
0)
#10
1)
1*
#15
0)
#20
1)
#25
0)
#30
1$
1&
1)
1.
1,
b10100101101001011010010110100101 -
b10100101101001011010010110100101 4
#35
0)
#40
1#
0&
0$
19
17
b10100101101001011010010110100101 '
b10100101101001011010010110100101 2
b10100101101001011010010110100101 :
1)
#45
0)
#50
0#
1"
09
07
1$
1&
1)
#55
0)
#60
1#
0&
0$
19
17
1)
#65
0)
#70
0#
09
07
1$
1&
1)
#75
0)
#80
1#
0&
0$
19
17
1)
#85
0)
#90
0#
09
07
1$
1&
1)
#95
0)
#100
1#
0&
0$
19
17
1)
#105
0)
#110
0#
09
07
1$
1&
1)
#115
0)
#120
1#
0&
0$
19
17
0.
0,
1)
#125
0)
#130
0#
09
07
1)
#135
0)
#140
1)
#145
0)
#150
1)
#155
0)
#160
1)
#165
0)
#170
1)
#175
0)
#180
1)
#185
0)
#190
1)
#195
0)
#200
1)
#205
0)
#210
1)
#215
0)
#220
1.
1,
b1011010010110100101101001011010 -
b1011010010110100101101001011010 4
b1 +
b1 3
1)
#225
0)
#230
1$
1&
1)
#235
0)
#240
1#
0&
0$
19
17
b1 %
b1 1
b1 8
b1011010010110100101101001011010 '
b1011010010110100101101001011010 2
b1011010010110100101101001011010 :
1)
#245
0)
#250
0#
09
07
1$
1&
1)
#255
0)
#260
1#
0&
0$
19
17
1)
#265
0)
#270
0#
09
07
1$
1&
1)
#275
0)
#280
1#
0&
0$
19
17
1)
#285
0)
#290
0#
09
07
1$
1&
1)
#295
0)
#300
1#
0&
0$
19
17
1)
#305
0)
#310
0#
09
07
1$
1&
1)
#315
0)
#320
1#
0&
0$
19
17
0.
0,
1)
#325
0)
#330
0#
09
07
1)
#335
0)
#340
1)
#345
0)
#350
1)
#355
0)
#360
1)
#365
0)
#370
1)
#375
0)
#380
1)
#385
0)
#390
1)
#395
0)
#400
1)
#405
0)
#410
1)
#415
0)
#420
1)
#425
0)
#430
1)
