$comment
	File created using the following command:
		vcd file counter_T_4_bits_decoder_on_board.msim.vcd -direction
$end
$date
	Mon Apr 08 21:53:10 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module counter_T_4_bits_decoder_on_board_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 2 " SW [1:0] $end
$var wire 1 # HEX0 [0] $end
$var wire 1 $ HEX0 [1] $end
$var wire 1 % HEX0 [2] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [4] $end
$var wire 1 ( HEX0 [5] $end
$var wire 1 ) HEX0 [6] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 KEY[0]~input_o $end
$var wire 1 2 KEY[0]~inputCLKENA0_outclk $end
$var wire 1 3 SW[1]~input_o $end
$var wire 1 4 counter_T_4bits_dec0|counter0|ex0|Q~0_combout $end
$var wire 1 5 SW[0]~input_o $end
$var wire 1 6 counter_T_4bits_dec0|counter0|ex0|Q~q $end
$var wire 1 7 counter_T_4bits_dec0|counter0|ex1|Q~0_combout $end
$var wire 1 8 counter_T_4bits_dec0|counter0|ex1|Q~q $end
$var wire 1 9 counter_T_4bits_dec0|counter0|ex2|Q~0_combout $end
$var wire 1 : counter_T_4bits_dec0|counter0|ex2|Q~q $end
$var wire 1 ; counter_T_4bits_dec0|counter0|ex3|Q~0_combout $end
$var wire 1 < counter_T_4bits_dec0|counter0|ex3|Q~q $end
$var wire 1 = counter_T_4bits_dec0|dec_hex_16|WideOr6~0_combout $end
$var wire 1 > counter_T_4bits_dec0|dec_hex_16|WideOr5~0_combout $end
$var wire 1 ? counter_T_4bits_dec0|dec_hex_16|WideOr4~0_combout $end
$var wire 1 @ counter_T_4bits_dec0|dec_hex_16|WideOr3~0_combout $end
$var wire 1 A counter_T_4bits_dec0|dec_hex_16|WideOr2~0_combout $end
$var wire 1 B counter_T_4bits_dec0|dec_hex_16|WideOr1~0_combout $end
$var wire 1 C counter_T_4bits_dec0|dec_hex_16|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b11 "
1)
0(
0'
0&
0%
0$
0#
0*
1+
x,
1-
1.
1/
00
01
02
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
$end
#2500
b1 !
11
12
16
1C
1@
1?
1>
17
04
1(
1'
1&
1#
#5000
b0 !
01
02
#7500
b1 !
11
12
18
06
1=
0C
1A
0@
0?
14
0'
0&
1%
0#
0)
#10000
b0 !
01
02
#12500
b1 !
11
12
16
0A
1?
19
07
04
1'
0%
#15000
b0 !
01
02
#17500
b1 !
11
12
1:
08
06
1C
1@
0>
14
0(
1&
1#
#20000
b0 !
01
02
#22500
b1 !
11
12
16
0C
1B
0@
17
04
0&
1$
0#
#25000
b0 !
01
02
#27500
b1 !
11
12
18
06
0?
14
0'
#30000
b10 "
b0 !
05
01
02
08
0:
0=
0B
09
07
0$
1)
#32500
b1 !
11
12
#35000
b0 !
01
02
#37500
b1 !
11
12
#40000
b11 "
b0 !
15
01
02
#42500
b1 !
11
12
16
1C
1@
1?
1>
17
04
1(
1'
1&
1#
#45000
b0 !
01
02
#47500
b1 !
11
12
18
06
1=
0C
1A
0@
0?
14
0'
0&
1%
0#
0)
#50000
b0 !
01
02
#52500
b1 !
11
12
16
0A
1?
19
07
04
1'
0%
#55000
b0 !
01
02
#57500
b1 !
11
12
1:
08
06
1C
1@
0>
14
0(
1&
1#
#60000
b1 "
b0 !
03
01
02
04
#62500
b1 !
11
12
#65000
b0 !
01
02
#67500
b1 !
11
12
#70000
b11 "
b0 !
13
01
02
14
#72500
b1 !
11
12
16
0C
1B
0@
17
04
0&
1$
0#
#75000
b0 !
01
02
#77500
b1 !
11
12
18
06
0?
14
0'
#80000
b0 !
01
02
#82500
b1 !
11
12
16
0=
0B
1@
1?
1>
1;
09
07
04
1(
1'
1&
0$
1)
#85000
b0 !
01
02
#87500
b1 !
11
12
1<
0:
08
06
1=
0@
0?
0>
14
0(
0'
0&
0)
#90000
b0 !
01
02
#92500
b1 !
11
12
16
1?
17
04
1'
#95000
b0 !
01
02
#97500
b1 !
11
12
18
06
1@
0?
14
0'
1&
#100000
