// Seed: 2712959213
module module_0 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wire id_12,
    input wire id_13,
    output tri id_14,
    input supply1 id_15
);
  initial begin
    #1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    input tri id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_0, id_2, id_0, id_3, id_4, id_2, id_3, id_1, id_4, id_1, id_2, id_3, id_2, id_4
  );
endmodule
