---
instruction-set:

   - group: allInstructions
     instructions:


        - id:                 A2_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A2_absp
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_abssat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A2_add
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_addh_h16_hh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_h16_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_h16_lh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_h16_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_h16_sat_hh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addh_h16_sat_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addh_h16_sat_lh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addh_h16_sat_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addh_l16_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_l16_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addh_l16_sat_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addh_l16_sat_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s16:             bound
          uses:               [Rs, s16]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_ADDI_tc_1_SLOT0123

        - id:                 A2_addp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addpsat
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_addsat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_addsp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addsph
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_addspl
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_and
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_andir
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s10:             bound
          uses:               [Rs, s10]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_andp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_aslh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_asrh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_combine_hh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_combine_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_combine_lh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_combine_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_combineii
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - s8:              bound
           - S8:              bound
          uses:               [s8, S8]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_combinew
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_max
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_maxp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_maxu
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_maxup
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_min
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_minp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_minu
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_minup
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_negp
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_negsat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A2_nop
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_not
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_notp
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_or
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_orir
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s10:             bound
          uses:               [Rs, s10]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_orp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_paddf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_paddfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_paddif
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Pu, Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_paddifnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Pu, Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_paddit
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Pu, Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_padditnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Pu, Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_paddt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_paddtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pandf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pandfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pandt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pandtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_porf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_porfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_port
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_portnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_psubf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_psubfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_psubt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_psubtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pxorf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pxorfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pxort
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_pxortnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_roundsat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_satb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_sath
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_satub
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_satuh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_sub
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_subh_h16_hh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_h16_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_h16_lh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_h16_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_h16_sat_hh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subh_h16_sat_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subh_h16_sat_lh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subh_h16_sat_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subh_l16_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_l16_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subh_l16_sat_hl
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subh_l16_sat_ll
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rt, Rs]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_subp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_subri
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - s10:             bound
           - Rs:              [register, use, IntRegs]
          uses:               [s10, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_subsat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_svaddh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_svaddhs
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_svadduhs
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_svavgh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_svavghs
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_svnavgh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_svsubh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_svsubhs
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_svsubuhs
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU32_3op_tc_2_SLOT0123

        - id:                 A2_swiz
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_sxtb
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_sxth
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_sxtw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_tfr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrcrr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, CtrRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 A2_tfrf
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrfnew
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrih
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - u16:             bound
          uses:               [src1, u16]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfril
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - u16:             bound
          uses:               [src1, u16]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrpf
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrpfnew
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrpi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            bound
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_tfrpt
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrptnew
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrrcr
          type:               linear
          operands:
           - dst:             [register, def, CtrRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 A2_tfrsi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - s16:             bound
          uses:               [s16]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrt
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_tfrtnew
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_vabsh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_vabshsat
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_vabsw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_vabswsat
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_vaddh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vaddhs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vaddub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vaddubs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vadduhs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vaddw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vaddws
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavgh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vavghcr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavghr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavgub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vavgubr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavguh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vavguhr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavguw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vavguwr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavgw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vavgwcr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vavgwr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vcmpbeq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmpbgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmpheq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmphgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmphgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmpweq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmpwgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vcmpwgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A2_vconj
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 A2_vmaxb
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vmaxh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vmaxub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vmaxuh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vmaxuw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vmaxw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminb
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminuh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminuw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vminw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vnavgh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vnavghcr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vnavghr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vnavgw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vnavgwcr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vnavgwr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vraddub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 A2_vraddub_acc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 A2_vrsadub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 A2_vrsadub_acc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 A2_vsubh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vsubhs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vsubub
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vsububs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vsubuhs
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_vsubw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_vsubws
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A2_xor
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A2_xorp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A2_zxtb
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A2_zxth
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_addp_c
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Pu:              [register, usedef, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt, Pu]
          defines:            [Rdd, Pu]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 A4_andn
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A4_andnp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A4_bitsplit
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A4_bitspliti
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A4_boundscheck
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rs, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 A4_boundscheck_hi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A4_boundscheck_lo
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A4_cmpbeq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmpbeqi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_cmpbgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmpbgti
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_cmpbgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmpbgtui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_cmpheq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmpheqi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_cmphgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmphgti
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_cmphgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 A4_cmphgtui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Imm:             bound
          uses:               [Rs, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_combineii
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - s8:              bound
           - U6:              bound
          uses:               [s8, U6]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_combineir
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - s8:              bound
           - Rs:              [register, use, IntRegs]
          uses:               [s8, Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_combineri
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Rs, s8]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_cround_ri
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A4_cround_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 A4_ext
          type:               linear
          operands:
           - imm:             bound
          uses:               [imm]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          EXTENDER_tc_1_SLOT0123

        - id:                 A4_ext_b
          type:               branch
          operands:
           - imm:             label
          uses:               [imm]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          EXTENDER_tc_1_SLOT0123

        - id:                 A4_ext_c
          type:               call
          operands:
           - imm:             bound
          uses:               [imm]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          EXTENDER_tc_1_SLOT0123

        - id:                 A4_ext_g
          type:               linear
          operands:
           - imm:             bound
          uses:               [imm]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          EXTENDER_tc_1_SLOT0123

        - id:                 A4_modwrapu
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 A4_orn
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A4_ornp
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 A4_paslhf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_paslhfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_paslht
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_paslhtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pasrhf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pasrhfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pasrht
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pasrhtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxtbf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxtbfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxtbt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxtbtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxthf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxthfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxtht
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_psxthtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxtbf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxtbfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxtbt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxtbtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxthf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxthfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxtht
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_pzxthtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_rcmpeq
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A4_rcmpeqi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_rcmpneq
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 A4_rcmpneqi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 A4_round_ri
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A4_round_ri_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 A4_round_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 A4_round_rr_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 A4_subp_c
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Pu:              [register, usedef, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt, Pu]
          defines:            [Rdd, Pu]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 A4_tfrcpp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, CtrRegs64]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 A4_tfrpcp
          type:               linear
          operands:
           - dst:             [register, def, CtrRegs64]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 A4_tlbmatch
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpbeq_any
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpbeqi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpbgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpbgti
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpbgtui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpheqi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmphgti
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmphgtui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpweqi
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpwgti
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vcmpwgtui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - Imm:             bound
          uses:               [Rss, Imm]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 A4_vrmaxh
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrmaxuh
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrmaxuw
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrmaxw
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrminh
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrminuh
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrminuw
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A4_vrminw
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Ru:              [register, use, IntRegs]
          uses:               [dst2, Rss, Ru]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3_SLOT23

        - id:                 A5_ACS
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - dst2:            [register, def, PredRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_, dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3stall_SLOT23

        - id:                 A5_vaddhubs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 ADJCALLSTACKDOWN
          type:               linear
          operands:
           - amt:             bound
          uses:               [amt]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
          affected-by:
           - R31:             register
           - R30:             register
           - R29:             register
          itinerary:          PSEUDO

        - id:                 ADJCALLSTACKUP
          type:               linear
          operands:
           - amt1:            bound
           - amt2:            bound
          uses:               [amt1, amt2]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
          affected-by:
           - R29:             register
          itinerary:          PSEUDO

        - id:                 ALIGNA
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - A:               bound
          uses:               [A]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - R30:             register
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 ALLOCA
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - A:               bound
          uses:               [Rs, A]
          defines:            [Rd]
          size:               4
          affects:
           - R29:             register
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 ARGEXTEND
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 BUNDLE
          type:               linear
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 C2_all8
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
          uses:               [Ps]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_and
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_andn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_any8
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
          uses:               [Ps]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_bitsclr
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 C2_bitsclri
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - u6:              bound
          uses:               [Rs, u6]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 C2_bitsset
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 C2_ccombinewf
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C2_ccombinewnewf
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C2_ccombinewnewt
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C2_ccombinewt
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C2_cmoveif
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s12:             bound
          uses:               [Pu, s12]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmoveit
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s12:             bound
          uses:               [Pu, s12]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmovenewif
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s12:             bound
          uses:               [Pu, s12]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmovenewit
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s12:             bound
          uses:               [Pu, s12]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmpeq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_2early_SLOT0123

        - id:                 C2_cmpeqi
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C2_cmpeqp
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 C2_cmpgei
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Rs, s8]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmpgeui
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Rs, s8]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_cmpgt
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_2early_SLOT0123

        - id:                 C2_cmpgti
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C2_cmpgtp
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 C2_cmpgtu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_2early_SLOT0123

        - id:                 C2_cmpgtui
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C2_cmpgtup
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 C2_mask
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Pt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 C2_mux
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C2_muxii
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s8:              bound
           - S8:              bound
          uses:               [Pu, s8, S8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_muxir
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - s8:              bound
          uses:               [Pu, Rs, s8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_muxri
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pu:              [register, use, PredRegs]
           - s8:              bound
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, s8, Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 C2_not
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
          uses:               [Ps]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_or
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_orn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C2_pxfer_map
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 C2_tfrpr
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Ps:              [register, use, PredRegs]
          uses:               [Ps]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 C2_tfrrp
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 C2_vitpack
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 C2_vmux
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 C2_xor
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_addipc
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u6:              bound
          uses:               [u6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - PC:              register
          itinerary:          CR_tc_2_SLOT3

        - id:                 C4_and_and
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_and_andn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_and_or
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_and_orn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_cmplte
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C4_cmpltei
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C4_cmplteu
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C4_cmplteui
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C4_cmpneq
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 C4_cmpneqi
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_2early_SLOT0123

        - id:                 C4_fastcorner9
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_fastcorner9_not
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
          uses:               [Ps, Pt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_nbitsclr
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 C4_nbitsclri
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - u6:              bound
          uses:               [Rs, u6]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 C4_nbitsset
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 C4_or_and
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_or_andn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_or_or
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 C4_or_orn
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Ps:              [register, use, PredRegs]
           - Pt:              [register, use, PredRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Ps, Pt, Pu]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT23

        - id:                 CALLRv3nr
          type:               call
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 CALLv3nr
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 CFI_INSTRUCTION
          type:               linear
          operands:
           - id:              bound
          uses:               [id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 CONST32
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 CONST32_Float_Real
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            bound
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 CONST32_Int_Real
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 CONST64_Float_Real
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            bound
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 CONST64_Int_Real
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 COPY
          type:               linear
          operands:
           - dst:             bound
           - src:             bound
          uses:               [src]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 COPY_TO_REGCLASS
          type:               linear
          operands:
           - dst:             bound
           - src:             bound
           - regclass:        bound
          uses:               [src, regclass]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 DBG_VALUE
          type:               linear
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 DuplexIClass0
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass1
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass2
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass3
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass4
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass5
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass6
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass7
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass8
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClass9
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassA
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassB
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassC
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassD
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassE
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 DuplexIClassF
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          DUPLEX

        - id:                 EH_LABEL
          type:               linear
          operands:
           - id:              bound
          uses:               [id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 EH_RETURN_JMPR
          type:               branch
          operands:
           - dst:             [register, use, IntRegs]
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - R28:             register
          itinerary:          J_tc_2early_SLOT2

        - id:                 ENDLOOP0
          type:               branch
          operands:
           - offset:          label
          uses:               [offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - LC0:             register
          affected-by:
           - SA0:             register
           - LC0:             register
          itinerary:          J_tc_2early_SLOT0123

        - id:                 ENDLOOP1
          type:               branch
          operands:
           - offset:          label
          uses:               [offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - LC1:             register
          affected-by:
           - SA1:             register
           - LC1:             register
          itinerary:          J_tc_2early_SLOT0123

        - id:                 EXTRACT_SUBREG
          type:               linear
          operands:
           - dst:             bound
           - supersrc:        bound
           - subidx:          bound
          uses:               [supersrc, subidx]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 F2_conv_d2df
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_d2sf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2d
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2d_chop
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2sf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2ud
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2ud_chop
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2uw
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2uw_chop
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2w
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_df2w_chop
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2d
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2d_chop
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2df
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2ud
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2ud_chop
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2uw
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2uw_chop
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2w
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_sf2w_chop
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_ud2df
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_ud2sf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_uw2df
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_uw2sf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_w2df
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_conv_w2sf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_dfclass
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rss:             [register, use, DoubleRegs]
           - u5:              bound
          uses:               [Rss, u5]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_dfcmpeq
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_dfcmpge
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_dfcmpgt
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_dfcmpuo
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_dfimm_n
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             bound
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 F2_dfimm_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             bound
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 F2_sfadd
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3or4x_SLOT23

        - id:                 F2_sfclass
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 F2_sfcmpeq
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_sfcmpge
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_sfcmpgt
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_sfcmpuo
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2early_SLOT23

        - id:                 F2_sffixupd
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3or4x_SLOT23

        - id:                 F2_sffixupn
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3or4x_SLOT23

        - id:                 F2_sffixupr
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_3or4x_SLOT23

        - id:                 F2_sffma
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3_SLOT23

        - id:                 F2_sffma_lib
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3_SLOT23

        - id:                 F2_sffma_sc
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [dst2, Rs, Rt, Pu]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3_SLOT23

        - id:                 F2_sffms
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3_SLOT23

        - id:                 F2_sffms_lib
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3_SLOT23

        - id:                 F2_sfimm_n
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             bound
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 F2_sfimm_p
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             bound
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 F2_sfinvsqrta
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pe:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd, Pe]
          size:               4
          affects:
          affected-by:
           - USR:             register
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 F2_sfmax
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 F2_sfmin
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 F2_sfmpy
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3or4x_SLOT23

        - id:                 F2_sfrecipa
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Pe:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd, Pe]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 F2_sfsub
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3or4x_SLOT23

        - id:                 FAULTING_LOAD_OP
          type:               linear
          operands:
           - dst:             bound
           - unnamed:         bound
          uses:               [unnamed]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
           - mem:             memory
          itinerary:          NoItinerary

        - id:                 FCONST32_nsdata
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 GC_LABEL
          type:               linear
          operands:
           - id:              bound
          uses:               [id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 HEXAGON_V6_hi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecDblRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_hi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_lo
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecDblRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_lo_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_vassignp
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_vassignp_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_vd0_pseudo
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
          uses:               []
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HEXAGON_V6_vd0_pseudo_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
          uses:               []
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 HI
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - imm_value:       bound
          uses:               [imm_value]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 HI_GOT
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 HI_GOTREL
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 HI_L
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - imm_value:       bound
          uses:               [imm_value]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 HI_PIC
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - label:           bound
          uses:               [label]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 IMPLICIT_DEF
          type:               linear
          operands:
           - dst:             bound
          uses:               []
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 INLINEASM
          type:               linear
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 INSERT_SUBREG
          type:               linear
          operands:
           - supersrc:        bound
           - subsrc:          bound
           - subidx:          bound
          uses:               [supersrc, subsrc, subidx]
          defines:            [supersrc]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 Insert4
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - a:               [register, use, IntRegs]
           - b:               [register, use, IntRegs]
           - c:               [register, use, IntRegs]
           - d:               [register, use, IntRegs]
          uses:               [a, b, c, d]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          PSEUDOM

        - id:                 J2_call
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_callf
          type:               call
          operands:
           - Pu:              [register, use, PredRegs]
           - dst:             bound
          uses:               [Pu, dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_callr
          type:               call
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_callrf
          type:               call
          operands:
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_callrt
          type:               call
          operands:
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Pu, Rs]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_callt
          type:               call
          operands:
           - Pu:              [register, use, PredRegs]
           - dst:             bound
          uses:               [Pu, dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump
          type:               branch
          operands:
           - dst:             label
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_ext
          type:               branch
          operands:
           - dst:             label
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_extf
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_extfnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_extfnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_extt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_exttnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_exttnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noext
          type:               branch
          operands:
           - dst:             label
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noextf
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noextfnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noextfnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noextt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noexttnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jump_noexttnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumpf
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumpfnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumpfnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumpr
          type:               branch
          operands:
           - dst:             [register, use, IntRegs]
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprf
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprfnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprfnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprgtez
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprgtezpt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprltez
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprltezpt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprnz
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprnzpt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprtnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprtnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J2_jumprz
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumprzpt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r13_2:           label
          uses:               [Rs, r13_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_jumpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumptnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_jumptnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             label
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 J2_loop0i
          type:               linear
          operands:
           - offset:          label
           - src2:            bound
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA0:             register
           - LC0:             register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop0iext
          type:               linear
          operands:
           - offset:          label
           - src2:            bound
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA0:             register
           - LC0:             register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop0r
          type:               linear
          operands:
           - offset:          label
           - src2:            [register, use, IntRegs]
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA0:             register
           - LC0:             register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop0rext
          type:               linear
          operands:
           - offset:          label
           - src2:            [register, use, IntRegs]
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA0:             register
           - LC0:             register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop1i
          type:               linear
          operands:
           - offset:          label
           - src2:            bound
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA1:             register
           - LC1:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop1iext
          type:               linear
          operands:
           - offset:          label
           - src2:            bound
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA1:             register
           - LC1:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop1r
          type:               linear
          operands:
           - offset:          label
           - src2:            [register, use, IntRegs]
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA1:             register
           - LC1:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_loop1rext
          type:               linear
          operands:
           - offset:          label
           - src2:            [register, use, IntRegs]
          uses:               [offset, src2]
          defines:            []
          size:               4
          affects:
           - SA1:             register
           - LC1:             register
          affected-by:
          itinerary:          CR_tc_3x_SLOT3

        - id:                 J2_ploop1si
          type:               linear
          operands:
           - r7_2:            label
           - U10:             bound
          uses:               [r7_2, U10]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_ploop1sr
          type:               linear
          operands:
           - r7_2:            label
           - Rs:              [register, use, IntRegs]
          uses:               [r7_2, Rs]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_ploop2si
          type:               linear
          operands:
           - r7_2:            label
           - U10:             bound
          uses:               [r7_2, U10]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_ploop2sr
          type:               linear
          operands:
           - r7_2:            label
           - Rs:              [register, use, IntRegs]
          uses:               [r7_2, Rs]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_ploop3si
          type:               linear
          operands:
           - r7_2:            label
           - U10:             bound
          uses:               [r7_2, U10]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J2_ploop3sr
          type:               linear
          operands:
           - r7_2:            label
           - Rs:              [register, use, IntRegs]
          uses:               [r7_2, Rs]
          defines:            []
          size:               4
          affects:
           - LC0:             register
           - SA0:             register
           - P3:              register
           - USR:             register
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 J4_cmpeq_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeq_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeq_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeq_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeq_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeq_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqi_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqi_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqi_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqi_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqi_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqn1_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqn1_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqn1_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpeqn1_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpeqn1_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgt_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgt_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgt_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgt_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgt_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgti_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgti_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgti_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgti_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgti_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtn1_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtn1_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtn1_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtn1_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtn1_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtu_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtu_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtu_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtu_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtu_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, Rt, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtui_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtui_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtui_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpgtui_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmpgtui_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - U5:              bound
           - r9_2:            label
          uses:               [Rs, U5, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_cmplt_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmplt_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmplt_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmplt_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpltu_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpltu_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpltu_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_cmpltu_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, src2, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_hintjumpr
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 J4_jumpseti
          type:               branch
          operands:
           - Rd:              [register, def, IntRegs]
           - U6:              bound
           - r9_2:            label
          uses:               [U6, r9_2]
          defines:            [Rd]
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          COMPOUND

        - id:                 J4_jumpsetr
          type:               branch
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            [Rd]
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_f_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_tstbit0_f_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_tstbit0_fp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_fp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_fp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_fp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_t_jumpnv_nt
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_tstbit0_t_jumpnv_t
          type:               branch
          operands:
           - src1:            [register, use, IntRegs]
           - offset:          label
          uses:               [src1, offset]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 J4_tstbit0_tp0_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_tp0_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P0:              register
          affected-by:
           - P0:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_tp1_jump_nt
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 J4_tstbit0_tp1_jump_t
          type:               branch
          operands:
           - Rs:              [register, use, IntRegs]
           - r9_2:            label
          uses:               [Rs, r9_2]
          defines:            []
          size:               4
          affects:
           - PC:              register
           - P1:              register
          affected-by:
           - P1:              register
          itinerary:          COMPOUND

        - id:                 JMPret
          type:               branch
          operands:
           - dst:             [register, use, IntRegs]
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPretf
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPretfnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPretfnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPrett
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPrettnew
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 JMPrettnewpt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
           - dst:             [register, use, IntRegs]
          uses:               [src, dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 KILL
          type:               linear
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 L2_deallocframe
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_io
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_pbr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_pci
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_pcr
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [_src_, Rz, Mu]
          defines:            [_src_, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_pi
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignb_pr
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src3:            [register, use, ModRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_io
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_pbr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_pci
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_pcr
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [_src_, Rz, Mu]
          defines:            [_src_, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_pi
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadalignh_pr
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src3:            [register, use, ModRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw2_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_pbr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_pci
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_pcr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbsw4_pr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw2_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_pbr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_pci
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_pcr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadbzw4_pr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrb_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrbgp
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadrd_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pbr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pci
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pcr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrd_pr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrdgp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadrh_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrh_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrhgp
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadri_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadri_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrigp
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadrub_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrub_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadrubgp
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadruh_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pbr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pci
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, offset, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - dst:             [register, def, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1, dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pcr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
          uses:               [Rz, Mu]
          defines:            [dst, Rz]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - CS:              register
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
          uses:               [src1, offset]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruh_pr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_loadruhgp
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - GP:              register
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_loadw_locked
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT0

        - id:                 L2_ploadrbf_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrbf_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrbfnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrbfnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrbt_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrbt_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrbtnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrbtnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrdf_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrdf_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrdfnew_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrdfnew_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrdt_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrdt_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrdtnew_io
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrdtnew_pi
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrhf_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrhf_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrhfnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrhfnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrht_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrht_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrhtnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrhtnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrif_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrif_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrifnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrifnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrit_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrit_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadritnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadritnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrubf_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrubf_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrubfnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrubfnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrubt_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrubt_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadrubtnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadrubtnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadruhf_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadruhf_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadruhfnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadruhfnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadruht_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadruht_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L2_ploadruhtnew_io
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L2_ploadruhtnew_pi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
          uses:               [src1, src2, offset]
          defines:            [dst, src2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_add_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_add_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_add_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_and_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_and_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_and_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iadd_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iadd_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iadd_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iand_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iand_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_iand_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_ior_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_ior_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_ior_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_isub_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_isub_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_isub_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           bound
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_loadalignb_ap
          type:               linear
          operands:
           - dst1:            [register, def, DoubleRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadalignb_ur
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadalignh_ap
          type:               linear
          operands:
           - dst1:            [register, def, DoubleRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadalignh_ur
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbsw2_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbsw2_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbsw4_ap
          type:               linear
          operands:
           - dst1:            [register, def, DoubleRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbsw4_ur
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbzw2_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbzw2_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbzw4_ap
          type:               linear
          operands:
           - dst1:            [register, def, DoubleRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadbzw4_ur
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadd_locked
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT0

        - id:                 L4_loadrb_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadrb_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrb_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadrb_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrd_abs
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadrd_ap
          type:               linear
          operands:
           - dst1:            [register, def, DoubleRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrd_rr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadrd_ur
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrh_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadrh_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrh_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadrh_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadri_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadri_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadri_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadri_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrub_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadrub_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadrub_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadrub_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadruh_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V2LDST_tc_ld_SLOT01

        - id:                 L4_loadruh_ap
          type:               linear
          operands:
           - dst1:            [register, def, IntRegs]
           - dst2:            [register, def, IntRegs]
           - addr:            bound
          uses:               [addr]
          defines:            [dst1, dst2]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_loadruh_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_loadruh_ur
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_or_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_or_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_or_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_ploadrbf_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrbf_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrbfnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrbfnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrbt_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrbt_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrbtnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrbtnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrdf_abs
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrdf_rr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrdfnew_abs
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrdfnew_rr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrdt_abs
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrdt_rr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrdtnew_abs
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrdtnew_rr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrhf_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrhf_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrhfnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrhfnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrht_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrht_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrhtnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrhtnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrif_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrif_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrifnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrifnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrit_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrit_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadritnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadritnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrubf_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrubf_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrubfnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrubfnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrubt_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrubt_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadrubtnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadrubtnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadruhf_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadruhf_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadruhfnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadruhfnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadruht_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadruht_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_ploadruhtnew_abs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
          uses:               [src1, absaddr]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 L4_ploadruhtnew_rr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - u2:              bound
          uses:               [src1, src2, src3, u2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_ld_SLOT01

        - id:                 L4_return
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_f
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_fnew_pnt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_fnew_pt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_t
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_tnew_pnt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_return_tnew_pt
          type:               branch
          operands:
           - src:             [register, use, PredRegs]
          uses:               [src]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          LD_tc_3or4stall_SLOT0

        - id:                 L4_sub_memopb_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_sub_memoph_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 L4_sub_memopw_io
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - delta:           [register, use, IntRegs]
          uses:               [base, offset, delta]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 LDriq_pred_V6
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriq_pred_V6_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriq_pred_vec_V6
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriq_pred_vec_V6_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriv_pseudo_V6
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriv_pseudo_V6_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDrivv_indexed
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - addr:            [register, use, IntRegs]
           - off':            bound
          uses:               [addr, off']
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 LDrivv_indexed_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - addr:            [register, use, IntRegs]
           - off':            bound
          uses:               [addr, off']
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 LDrivv_pseudo_V6
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDrivv_pseudo_V6_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - base:            [register, use, IntRegs]
           - offset:          bound
          uses:               [base, offset]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LDriw_pred
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - addr:            [register, use, IntRegs]
           - off':            bound
          uses:               [addr, off']
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT01

        - id:                 LIFETIME_END
          type:               linear
          operands:
           - id:              bound
          uses:               [id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 LIFETIME_START
          type:               linear
          operands:
           - id:              bound
          uses:               [id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 LO
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - imm_value:       bound
          uses:               [imm_value]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 LOAD_STACK_GUARD
          type:               linear
          operands:
           - dst:             [register, def, ptr_rc]
          uses:               []
          defines:            [dst]
          size:               0
          affects:
          affected-by:
           - mem:             memory
          itinerary:          NoItinerary

        - id:                 LOCAL_ESCAPE
          type:               linear
          operands:
           - symbol:          [register, use, ptr_rc]
           - id:              bound
          uses:               [symbol, id]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 LO_GOT
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 LO_GOTREL
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - global:          bound
          uses:               [global]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 LO_H
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - imm_value:       bound
          uses:               [imm_value]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 LO_PIC
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - label:           bound
          uses:               [label]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 M2_acci
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_accii
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_cmaci_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmacr_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmacs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmacs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmacsc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmacsc_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyi_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyr_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyrs_s0
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyrs_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyrsc_s0
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpyrsc_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpys_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpys_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpysc_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cmpysc_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cnacs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cnacs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cnacsc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_cnacsc_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyss_acc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyss_nac_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyss_rnd_s0
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyss_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyuu_acc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyuu_nac_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_dpmpyuu_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_hmmpyh_rs1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_hmmpyh_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_hmmpyl_rs1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_hmmpyl_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_maci
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_macsin
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_macsip
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmachs_rs0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmachs_rs1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmachs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmachs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacls_rs0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacls_rs1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacls_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacls_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacuhs_rs0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacuhs_rs1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacuhs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmacuhs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmaculs_rs0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmaculs_rs1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmaculs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmaculs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyh_rs0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyh_rs1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyl_rs0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyl_rs1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyl_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyl_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyuh_rs0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyuh_rs1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyuh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyuh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyul_rs0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyul_rs1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyul_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mmpyul_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_acc_sat_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_hh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_hh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_hl_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_hl_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_lh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_lh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_ll_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_ll_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_nac_sat_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_hh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_hh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_hl_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_hl_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_lh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_lh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_ll_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_rnd_ll_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_hh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_hh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_hl_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_hl_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_lh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_lh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_ll_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_ll_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_hh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_hh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_hl_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_hl_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_lh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_lh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_ll_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_sat_rnd_ll_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_up
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_up_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpy_up_s1_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_acc_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_hh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_hh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_hl_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_hl_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_lh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_lh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_ll_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_ll_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_nac_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_hh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_hh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_hl_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_hl_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_lh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_lh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_ll_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyd_rnd_ll_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpysin
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u8:              bound
          uses:               [Rs, u8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpysip
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u8:              bound
          uses:               [Rs, u8]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpysmi
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpysu_up
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_acc_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_hh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_hh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_hl_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_hl_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_lh_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_lh_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_ll_s0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_ll_s1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_nac_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyu_up
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_acc_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_hh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_hh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_hl_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_hl_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_lh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_lh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_ll_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_ll_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_hh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_hh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_hl_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_hl_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_lh_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_lh_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_ll_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyud_nac_ll_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_mpyui
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_nacci
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_naccii
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_subacc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_vabsdiffh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rtt, Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_vabsdiffw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rtt, Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M2_vcmac_s0_sat_i
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vcmac_s0_sat_r
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vcmpy_s0_sat_i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vcmpy_s0_sat_r
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vcmpy_s1_sat_i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vcmpy_s1_sat_r
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmacs_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmacs_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmpyrs_s0
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmpyrs_s1
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmpys_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vdmpys_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2es
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2es_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2es_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2s_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2s_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2su_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmac2su_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2es_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2es_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2s_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2s_s0pack
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2s_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2s_s1pack
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2su_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vmpy2su_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vraddh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vradduh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmaci_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmaci_s0c
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmacr_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmacr_s0c
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpyi_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpyi_s0c
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpyr_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpyr_s0c
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_acc_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [dst2, src1, src2]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_acc_s1_h
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [_src_, Rss, Rtt]
          defines:            [_src_]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_acc_s1_l
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [_src_, Rss, Rtt]
          defines:            [_src_]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1_h
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1_l
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1rp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1rp_h
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrcmpys_s1rp_l
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrmac_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_vrmpy_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M2_xor_xacc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_and_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_and_andn
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_and_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_and_xor
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_cmpyi_wh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 M4_cmpyi_whc
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 M4_cmpyr_wh
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 M4_cmpyr_whc
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 M4_mac_up_s1_sat
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_mpyri_addi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u6:              bound
           - Rs:              [register, use, IntRegs]
           - U6:              bound
          uses:               [u6, Rs, U6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 M4_mpyri_addr
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src3, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 M4_mpyri_addr_u2
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 M4_mpyrr_addi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u6:              bound
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [u6, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_3x_SLOT23

        - id:                 M4_mpyrr_addr
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - Ru:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Ru, _src_, Rs]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_nac_up_s1_sat
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_or_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_or_andn
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_or_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_or_xor
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_pmpyw
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_pmpyw_acc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vpmpyh
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vpmpyh_acc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyeh_acc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyeh_acc_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyeh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyeh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyoh_acc_s0
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyoh_acc_s1
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyoh_s0
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_vrmpyoh_s1
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M4_xor_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_xor_andn
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_xor_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_2_SLOT23

        - id:                 M4_xor_xacc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 M5_vdmacbsu
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vdmpybsu
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vmacbsu
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vmacbuu
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rs, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vmpybsu
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vmpybuu
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vrmacbsu
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vrmacbuu
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [dst2, Rss, Rtt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vrmpybsu
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 M5_vrmpybuu
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rss, Rtt]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 MUX64_rr
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Pu:              [register, use, PredRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pu, Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 MUX_ir_f
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 MUX_ri_f
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 PATCHPOINT
          type:               call
          operands:
           - dst:             bound
           - id:              bound
           - nbytes:          bound
           - callee:          bound
           - nargs:           bound
           - cc:              bound
           - unnamed:         bound
          uses:               [id, nbytes, callee, nargs, cc, unnamed]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
           - mem:             memory
          itinerary:          NoItinerary

        - id:                 PHI
          type:               linear
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 REG_SEQUENCE
          type:               linear
          operands:
           - dst:             bound
           - supersrc:        bound
           - unnamed:         bound
          uses:               [supersrc, unnamed]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 RESTORE_DEALLOC_BEFORE_TAILCALL_V4
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 RESTORE_DEALLOC_RET_JMP_V4
          type:               call
          operands:
           - dst:             label
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 RESTORE_DEALLOC_RET_JMP_V4_EXT
          type:               call
          operands:
           - dst:             label
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - R29:             register
           - R30:             register
           - R31:             register
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 S2_addasl_rrri
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rt:              [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u3:              bound
          uses:               [Rt, Rs, u3]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_allocframe
          type:               linear
          operands:
           - u11_3:           bound
          uses:               [u11_3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
           - R29:             register
           - R30:             register
          affected-by:
           - R29:             register
           - R31:             register
           - R30:             register
          itinerary:          ST_tc_ld_SLOT0

        - id:                 S2_asl_i_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asl_i_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_p_xacc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asl_i_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_r_xacc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asl_i_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asl_i_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asl_r_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asl_r_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_p_xor
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asl_r_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_r_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asl_r_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asl_r_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asr_i_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_i_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_p_rnd
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_i_p_rnd_goodsyntax
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          M_tc_3x_SLOT23

        - id:                 S2_asr_i_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_i_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_r_rnd
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_r_rnd_goodsyntax
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_i_svw_trun
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_asr_i_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_i_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_asr_r_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asr_r_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_p_xor
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asr_r_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_r_sat
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_asr_r_svw_trun
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rss, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asr_r_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_asr_r_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_brev
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_brevp
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_cabacdecbin
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - P0:              register
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_cabacencbin
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
           - src3:            [register, use, PredRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_cl0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_cl0p
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_cl1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_cl1p
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_clb
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_clbnorm
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_clbp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_clrbit_i
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_clrbit_r
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_ct0
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_ct0p
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_ct1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_ct1p
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_deinterleave
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_extractu
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_extractu_rp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rs, Rtt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_extractup
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_extractup_rp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_insert
          type:               linear
          operands:
           - dst2:            [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [dst2, src1, src2, src3]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_insert_rp
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_insertp
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
           - src3:            bound
          uses:               [dst2, src1, src2, src3]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_insertp_rp
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_interleave
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_lfsp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsl_r_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_p_xor
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsl_r_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsl_r_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsl_r_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsr_i_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_lsr_i_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_p_xacc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u6:              bound
          uses:               [src1, Rss, u6]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
           - u5:              bound
          uses:               [src, u5]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_lsr_i_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_r_xacc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [src1, Rs, u5]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_lsr_i_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_lsr_i_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_lsr_r_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsr_r_p_acc
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_p_and
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_p_nac
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_p_or
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_p_xor
          type:               linear
          operands:
           - src1:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rss, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsr_r_r_acc
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_r_and
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_r_nac
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_r_or
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [src1, Rs, Rt]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_lsr_r_vh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_lsr_r_vw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_packhl
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_3op_tc_1_SLOT0123

        - id:                 S2_parityp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S2_pstorerbf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerbf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerbfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerbnewf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerbnewf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerbnewfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerbnewt_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerbnewt_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerbnewtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerbt_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerbt_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerbtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerdf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerdf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerdfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerdt_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerdt_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerdtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerff_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerff_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerffnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerft_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerft_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerftnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerhf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerhf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerhfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerhnewf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerhnewf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerhnewfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerhnewt_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerhnewt_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerhnewtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerht_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerht_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerhtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerif_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerif_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerifnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstorerinewf_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerinewf_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerinewfnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerinewt_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_pstorerinewt_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerinewtnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_pstorerit_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_pstorerit_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_pstoreritnew_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - offset:          bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, offset, src3]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_setbit_i
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_setbit_r
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_shuffeb
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_shuffeh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_shuffob
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_shuffoh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_storerb_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - src:             [register, use, IntRegs]
          uses:               [Rz, Mu, src]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerb_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerbabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerbgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerbnew_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerbnew_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerbnew_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerbnew_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerbnew_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerbnew_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerbnewabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storerbnewgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storerd_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [Rz, Mu, src]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, DoubleRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rz, offset, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, DoubleRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rz, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerd_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerdabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, DoubleRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerdgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, DoubleRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerf_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - src:             [register, use, IntRegs]
          uses:               [Rz, Mu, src]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerf_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerfabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerfgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerh_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - src:             [register, use, IntRegs]
          uses:               [Rz, Mu, src]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerh_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storerhabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerhgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerhnew_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerhnew_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerhnew_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerhnew_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerhnew_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerhnew_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerhnewabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storerhnewgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storeri_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - src:             [register, use, IntRegs]
          uses:               [Rz, Mu, src]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pbr_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pci_pseudo
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, IntRegs]
           - src3:            [register, use, IntRegs]
           - src4:            bound
          uses:               [src1, src2, src3, src4]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Rt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeri_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S2_storeriabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerigp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S2_storerinew_io
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerinew_pbr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerinew_pci
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - offset:          bound
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, offset, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerinew_pcr
          type:               linear
          operands:
           - Rz:              [register, usedef, IntRegs]
           - Mu:              [register, use, ModRegs]
           - Nt:              [register, use, IntRegs]
          uses:               [Rz, Mu, Nt]
          defines:            [Rz]
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - CS:              register
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S2_storerinew_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - offset:          bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, offset, src2]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerinew_pr
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S2_storerinewabs
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storerinewgp
          type:               linear
          operands:
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - GP:              register
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S2_storew_locked
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 S2_svsathb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_svsathub
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxb
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - S6:              bound
          uses:               [_dst_, Rs, u4, S6]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxb_goodsyntax
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - u5:              bound
          uses:               [_dst_, Rs, u4, u5]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxd
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - S6:              bound
          uses:               [_dst_, Rs, u4, S6]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxd_goodsyntax
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - u5:              bound
          uses:               [_dst_, Rs, u4, u5]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxh
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - S6:              bound
          uses:               [_dst_, Rs, u4, S6]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxh_goodsyntax
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - u5:              bound
          uses:               [_dst_, Rs, u4, u5]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxw
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - S6:              bound
          uses:               [_dst_, Rs, u4, S6]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_tableidxw_goodsyntax
          type:               linear
          operands:
           - _dst_:           [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4:              bound
           - u5:              bound
          uses:               [_dst_, Rs, u4, u5]
          defines:            [_dst_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_togglebit_i
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_togglebit_r
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_tstbit_i
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 S2_tstbit_r
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 S2_valignib
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - u3:              bound
          uses:               [Rss, Rtt, u3]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_valignrb
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Rss, Rtt, Pu]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_vcnegh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_vcrotate
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S2_vrcnegh
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [dst2, Rss, Rt]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 S2_vrndpackwh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_vrndpackwhs
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S2_vsathb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsathb_nopack
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsathub
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsathub_nopack
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsatwh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsatwh_nopack
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsatwuh
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsatwuh_nopack
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsplatrb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsplatrh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vspliceib
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - u3:              bound
          uses:               [Rss, Rtt, u3]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_vsplicerb
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rtt:             [register, use, DoubleRegs]
           - Pu:              [register, use, PredRegs]
          uses:               [Rss, Rtt, Pu]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_vsxtbh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vsxthw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vtrunehb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vtrunewh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_vtrunohb
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src:             [register, use, DoubleRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vtrunowh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S2_vzxtbh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S2_vzxthw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src:             [register, use, IntRegs]
          uses:               [src]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S4_addaddi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - s6:              bound
          uses:               [Rs, Ru, s6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_addi_asl_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_addi_lsr_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_andi_asl_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_andi_lsr_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_clbaddi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s6:              bound
          uses:               [Rs, s6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S4_clbpaddi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
           - s6:              bound
          uses:               [Rs, s6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S4_clbpnorm
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, DoubleRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S4_extract
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S4_extract_rp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rtt:             [register, use, DoubleRegs]
          uses:               [Rs, Rtt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_extractp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S4_extractp_rp
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_lsli
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - s6:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [s6, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_1_SLOT23

        - id:                 S4_ntstbit_i
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - u5:              bound
          uses:               [Rs, u5]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2early_SLOT23

        - id:                 S4_ntstbit_r
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_2early_SLOT23

        - id:                 S4_or_andi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s10:             bound
          uses:               [src1, Rs, s10]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_or_andix
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - Ru:              [register, use, IntRegs]
           - s10:             bound
          uses:               [Ru, _src_, s10]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_or_ori
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s10:             bound
          uses:               [src1, Rs, s10]
          defines:            [src1]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_ori_asl_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 S4_ori_lsr_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 S4_parity
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_pstorerbf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerbf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerbfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerbfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerbfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerbnewf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerbnewf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerbnewfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerbnewfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerbnewfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerbnewt_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerbnewt_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerbnewtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerbnewtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerbnewtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerbt_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerbt_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerbtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerbtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerbtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerdf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerdf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerdfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerdfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerdfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerdt_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerdt_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerdtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerdtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerdtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, DoubleRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerff_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerff_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerffnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerffnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerffnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerft_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerft_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerftnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerftnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerftnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerhf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerhf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerhfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerhfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerhfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerhnewf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerhnewf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerhnewfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerhnewfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerhnewfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerhnewt_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerhnewt_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerhnewtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerhnewtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerhnewtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerht_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerht_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerhtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerhtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerhtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerif_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerif_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerifnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerifnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstorerifnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstorerinewf_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerinewf_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerinewfnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerinewfnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerinewfnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerinewt_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerinewt_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerinewtnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 S4_pstorerinewtnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT0

        - id:                 S4_pstorerinewtnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_pstorerit_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstorerit_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_pstoreritnew_abs
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - absaddr:         bound
           - src2:            [register, use, IntRegs]
          uses:               [src1, absaddr, src2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_pstoreritnew_io
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V2LDST_tc_st_SLOT01

        - id:                 S4_pstoreritnew_rr
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Pv, Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_stored_locked
          type:               linear
          operands:
           - Pd:              [register, def, PredRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Pd]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 S4_storeirb_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S8:              bound
          uses:               [Rs, offset, S8]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirbf_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirbfnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirbt_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirbtnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirh_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S8:              bound
          uses:               [Rs, offset, S8]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirhf_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirhfnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirht_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirhtnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeiri_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S8:              bound
          uses:               [Rs, offset, S8]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirif_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirifnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeirit_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeiritnew_io
          type:               linear
          operands:
           - Pv:              [register, use, PredRegs]
           - Rs:              [register, use, IntRegs]
           - offset:          bound
           - S6:              bound
          uses:               [Pv, Rs, offset, S6]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storerb_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerb_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storerb_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerbnew_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_storerbnew_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_storerbnew_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_storerd_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, DoubleRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerd_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storerd_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, DoubleRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerf_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerf_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storerf_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerh_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerh_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storerh_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerhnew_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_storerhnew_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_storerhnew_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_storeri_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storeri_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT01

        - id:                 S4_storeri_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 S4_storerinew_ap
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - addr:            bound
           - src:             [register, use, IntRegs]
          uses:               [addr, src]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_storerinew_rr
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Ru:              [register, use, IntRegs]
           - u2:              bound
           - Nt:              [register, use, IntRegs]
          uses:               [Rs, Ru, u2, Nt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          V4LDST_tc_st_SLOT0

        - id:                 S4_storerinew_ur
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            bound
           - src4:            [register, use, IntRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          NCJ_tc_3or4stall_SLOT0

        - id:                 S4_subaddi
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - s6:              bound
           - Ru:              [register, use, IntRegs]
          uses:               [Rs, s6, Ru]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 S4_subi_asl_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 S4_subi_lsr_ri
          type:               linear
          operands:
           - Rx:              [register, usedef, IntRegs]
           - u8:              bound
           - U5:              bound
          uses:               [u8, Rx, U5]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 S4_vrcrotate
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
           - u2:              bound
          uses:               [Rss, Rt, u2]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 S4_vrcrotate_acc
          type:               linear
          operands:
           - dst2:            [register, usedef, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - Rt:              [register, use, IntRegs]
           - u2:              bound
          uses:               [dst2, Rss, Rt, u2]
          defines:            [dst2]
          size:               4
          affects:
          affected-by:
          itinerary:          S_3op_tc_3x_SLOT23

        - id:                 S4_vxaddsubh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_vxaddsubhr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_vxaddsubw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_vxsubaddh
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_vxsubaddhr
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S4_vxsubaddw
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            [register, use, DoubleRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_3op_tc_2_SLOT23

        - id:                 S5_asrhub_rnd_sat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - u4:              bound
          uses:               [Rss, u4]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S5_asrhub_rnd_sat_goodsyntax
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - u4:              bound
          uses:               [Rss, u4]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S5_asrhub_sat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
           - u4:              bound
          uses:               [Rss, u4]
          defines:            [Rd]
          size:               4
          affects:
           - USR_OVF:         register
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S5_popcountp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rss:             [register, use, DoubleRegs]
          uses:               [Rss]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_2_SLOT23

        - id:                 S5_vasrhrnd
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u4:              bound
          uses:               [Rss, u4]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S5_vasrhrnd_goodsyntax
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rss:             [register, use, DoubleRegs]
           - u4:              bound
          uses:               [Rss, u4]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p_and
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p_nac
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p_or
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_p_xacc
          type:               linear
          operands:
           - _src_:           [register, usedef, DoubleRegs]
           - src1:            [register, use, DoubleRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r_and
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r_nac
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r_or
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 S6_rol_i_r_xacc
          type:               linear
          operands:
           - _src_:           [register, usedef, IntRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 SAVE_REGISTERS_CALL_V4
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
           - R29:             register
           - R31:             register
          itinerary:          J_tc_2early_SLOT23

        - id:                 SAVE_REGISTERS_CALL_V4_EXT
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - D0:              register
           - D1:              register
           - D2:              register
           - D3:              register
           - D4:              register
           - D5:              register
           - D6:              register
           - D7:              register
           - R28:             register
           - R31:             register
           - P0:              register
           - P1:              register
           - P2:              register
           - P3:              register
           - M0:              register
           - M1:              register
           - LC0:             register
           - LC1:             register
           - SA0:             register
           - SA1:             register
           - USR:             register
           - USR_OVF:         register
          affected-by:
           - R29:             register
           - R31:             register
          itinerary:          J_tc_2early_SLOT23

        - id:                 STACKMAP
          type:               call
          operands:
           - id:              bound
           - nbytes:          bound
           - unnamed:         bound
          uses:               [id, nbytes, unnamed]
          defines:            []
          size:               0
          affects:
          affected-by:
           - mem:             memory
          itinerary:          NoItinerary

        - id:                 STATEPOINT
          type:               call
          operands:
           - unnamed:         bound
          uses:               [unnamed]
          defines:            []
          size:               0
          affects:
           - mem:             memory
          affected-by:
           - mem:             memory
          itinerary:          NoItinerary

        - id:                 STriq_pred_V6
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VecPredRegs]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriq_pred_V6_128B
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VecPredRegs128B]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriq_pred_vec_V6
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VectorRegs]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriq_pred_vec_V6_128B
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VectorRegs128B]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriv_pseudo_V6
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VectorRegs]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriv_pseudo_V6_128B
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VectorRegs128B]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STrivv_indexed
          type:               linear
          operands:
           - addr:            [register, use, IntRegs]
           - off':            bound
           - src:             [register, use, VecDblRegs]
          uses:               [addr, off', src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 STrivv_indexed_128B
          type:               linear
          operands:
           - addr:            [register, use, IntRegs]
           - off':            bound
           - src:             [register, use, VecDblRegs128B]
          uses:               [addr, off', src]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 STrivv_pseudo_V6
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VecDblRegs]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STrivv_pseudo_V6_128B
          type:               linear
          operands:
           - base:            [register, use, IntRegs]
           - offset:          bound
           - src1:            [register, use, VecDblRegs128B]
          uses:               [base, offset, src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 STriw_pred
          type:               linear
          operands:
           - addr:            [register, use, IntRegs]
           - off':            bound
           - src1:            [register, use, PredRegs]
          uses:               [addr, off', src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT01

        - id:                 SUBREG_TO_REG
          type:               linear
          operands:
           - dst:             bound
           - implsrc:         bound
           - subsrc:          bound
           - subidx:          bound
          uses:               [implsrc, subsrc, subidx]
          defines:            [dst]
          size:               0
          affects:
          affected-by:
          itinerary:          NoItinerary

        - id:                 TCRETURNi
          type:               call
          operands:
           - dst:             bound
          uses:               [dst]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          J_tc_2early_SLOT23

        - id:                 TCRETURNr
          type:               call
          operands:
           - dst:             [register, use, IntRegs]
          uses:               [dst]
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 TFRI64_V2_ext
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            bound
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 TFRI64_V4
          type:               linear
          operands:
           - dst:             [register, def, DoubleRegs]
           - src1:            bound
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23

        - id:                 TFRI_cNotPt_f
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 TFRI_cPt_f
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, PredRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 TFRI_f
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            bound
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 TFR_FI
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - fi:              [register, use, IntRegs]
           - off':            bound
          uses:               [fi, off']
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 TFR_FIA
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - fi:              [register, use, IntRegs]
           - off':            bound
          uses:               [Rs, fi, off']
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU32_2op_tc_1_SLOT0123

        - id:                 TFR_PdFalse
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
          uses:               []
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 TFR_PdTrue
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
          uses:               []
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          S_2op_tc_1_SLOT23

        - id:                 V4_SA1_addi
          type:               linear
          operands:
           - Rx:              [register, def, IntRegs]
           - _src_:           [register, use, IntRegs]
           - s7:              bound
          uses:               [_src_, s7]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_addrx
          type:               linear
          operands:
           - Rx:              [register, def, IntRegs]
           - _src_:           [register, use, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [_src_, Rs]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_addsp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u6_2:            bound
          uses:               [u6_2]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SA1_and1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_clrf
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
          uses:               []
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SA1_clrfnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
          uses:               []
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SA1_clrt
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
          uses:               []
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SA1_clrtnew
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
          uses:               []
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SA1_cmpeqi
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u2:              bound
          uses:               [Rs, u2]
          defines:            []
          size:               4
          affects:
           - P0:              register
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combine0i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - u2:              bound
          uses:               [u2]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combine1i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - u2:              bound
          uses:               [u2]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combine2i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - u2:              bound
          uses:               [u2]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combine3i
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - u2:              bound
          uses:               [u2]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combinerz
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_combinezr
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_dec
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_inc
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_seti
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u6:              bound
          uses:               [u6]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_setin1
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
          uses:               []
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_sxtb
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_sxth
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_tfr
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_zxtb
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SA1_zxth
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SL1_loadri_io
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4_2:            bound
          uses:               [Rs, u4_2]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          PREFIX

        - id:                 V4_SL1_loadrub_io
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u4_0:            bound
          uses:               [Rs, u4_0]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          PREFIX

        - id:                 V4_SL2_deallocframe
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_jumpr31
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - R31:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_jumpr31_f
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - P0:              register
           - R31:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_jumpr31_fnew
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - P0:              register
           - R31:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_jumpr31_t
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - P0:              register
           - R31:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_jumpr31_tnew
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
          affected-by:
           - P0:              register
           - R31:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_loadrb_io
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u3_0:            bound
          uses:               [Rs, u3_0]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          PREFIX

        - id:                 V4_SL2_loadrd_sp
          type:               linear
          operands:
           - Rdd:             [register, def, DoubleRegs]
           - u5_3:            bound
          uses:               [u5_3]
          defines:            [Rdd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_loadrh_io
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u3_1:            bound
          uses:               [Rs, u3_1]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          PREFIX

        - id:                 V4_SL2_loadri_sp
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - u5_2:            bound
          uses:               [u5_2]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_loadruh_io
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - u3_1:            bound
          uses:               [Rs, u3_1]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          PREFIX

        - id:                 V4_SL2_return
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
          itinerary:          PREFIX

        - id:                 V4_SL2_return_f
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SL2_return_fnew
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SL2_return_t
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SL2_return_tnew
          type:               branch
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - PC:              register
           - R31:             register
           - R29:             register
           - R30:             register
          affected-by:
           - mem:             memory
           - R30:             register
           - P0:              register
          itinerary:          PREFIX

        - id:                 V4_SS1_storeb_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_0:            bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, u4_0, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS1_storew_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_2:            bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, u4_2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS2_allocframe
          type:               linear
          operands:
           - u5_3:            bound
          uses:               [u5_3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
           - R29:             register
           - R30:             register
          affected-by:
           - R30:             register
           - R31:             register
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SS2_storebi0
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_0:            bound
          uses:               [Rs, u4_0]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS2_storebi1
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_0:            bound
          uses:               [Rs, u4_0]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS2_stored_sp
          type:               linear
          operands:
           - s6_3:            bound
           - Rtt:             [register, use, DoubleRegs]
          uses:               [s6_3, Rtt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SS2_storeh_io
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u3_1:            bound
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, u3_1, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS2_storew_sp
          type:               linear
          operands:
           - u5_2:            bound
           - Rt:              [register, use, IntRegs]
          uses:               [u5_2, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
           - R29:             register
          itinerary:          PREFIX

        - id:                 V4_SS2_storewi0
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_2:            bound
          uses:               [Rs, u4_2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V4_SS2_storewi1
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u4_2:            bound
          uses:               [Rs, u4_2]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          PREFIX

        - id:                 V6_extractw
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT0

        - id:                 V6_extractw_128B
          type:               linear
          operands:
           - dst:             [register, def, IntRegs]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          LD_tc_ld_SLOT0

        - id:                 V6_lvsplatw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_lvsplatw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_pred_and
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VecPredRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_and_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VecPredRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_and_n
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VecPredRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_and_n_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VecPredRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_not
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_pred_not_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_pred_or
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VecPredRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_or_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VecPredRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_or_n
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VecPredRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_or_n_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VecPredRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_scalar2
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_pred_scalar2_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_pred_xor
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VecPredRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_pred_xor_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VecPredRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vL32Ub_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_VP_LDU

        - id:                 V6_vL32Ub_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_VP_LDU

        - id:                 V6_vL32Ub_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_VP_LDU

        - id:                 V6_vL32Ub_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_VP_LDU

        - id:                 V6_vL32Ub_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_VP_LDU

        - id:                 V6_vL32b_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_cur_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_cur_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_cur_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_cur_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_cur_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_CUR_LD

        - id:                 V6_vL32b_nt_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_cur_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_cur_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_cur_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_cur_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_cur_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_CUR_LD

        - id:                 V6_vL32b_nt_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_nt_tmp_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_nt_tmp_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_nt_tmp_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_nt_tmp_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_nt_tmp_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_LD

        - id:                 V6_vL32b_tmp_ai
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_tmp_ai_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_tmp_pi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_tmp_pi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vL32b_tmp_ppu
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
          uses:               [src1, src2]
          defines:            [dst, src1]
          size:               4
          affects:
          affected-by:
           - mem:             memory
          itinerary:          CVI_VM_TMP_LD

        - id:                 V6_vS32Ub_ai
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_npred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_npred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_npred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_npred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_npred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pi_128B
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_ppu
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32Ub_pred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_STU

        - id:                 V6_vS32b_ai
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_new_ai
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_npred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_npred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_npred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_npred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_npred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pi_128B
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_ppu
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_new_pred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_npred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_npred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_npred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_npred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_npred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nqpred_ai
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nqpred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nqpred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nqpred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nqpred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_ai
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_new_ai
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_npred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_npred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_npred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_npred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_npred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pi_128B
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_ppu
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_new_pred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_NEW_ST

        - id:                 V6_vS32b_nt_npred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_npred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_npred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_npred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_npred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_nqpred_ai
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_nqpred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_nqpred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_nqpred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_nqpred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pi_128B
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_ppu
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_pred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_qpred_ai
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_qpred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_qpred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_qpred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_nt_qpred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pi
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pi_128B
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            bound
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_ppu
          type:               linear
          operands:
           - src1:            [register, usedef, IntRegs]
           - src2:            [register, use, ModRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [src1]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pred_ai
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_pred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, PredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_qpred_ai
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_qpred_ai_128B
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_qpred_pi
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_qpred_pi_128B
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            bound
           - src4:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vS32b_qpred_ppu
          type:               linear
          operands:
           - src2:            [register, usedef, IntRegs]
           - src1:            [register, use, VecPredRegs]
           - src3:            [register, use, ModRegs]
           - src4:            [register, use, VectorRegs]
          uses:               [src1, src2, src3, src4]
          defines:            [src2]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          CVI_VM_ST

        - id:                 V6_vabsdiffh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsdiffw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vabsh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsh_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsh_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsw_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vabsw_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddb_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddb_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddbnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddbnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddbq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddbq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddh_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddh_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddhnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddhsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddhsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddhw
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vaddhw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vaddubh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vaddubh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vaddubsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddubsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddubsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddubsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vadduhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vadduhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vadduhsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vadduhsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vadduhw
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vadduhw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vaddw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddw_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddw_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddwnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vaddwsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vaddwsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_valignb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_valignb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_valignbi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_valignbi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vand
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vand_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vandqrt
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandqrt_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandqrt_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandqrt_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandvrt
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandvrt_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandvrt_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vandvrt_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vaslh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslhv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslhv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslw_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslw_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslwv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vaslwv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhbrndsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhbrndsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhubrndsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhubrndsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhubsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhubsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrhv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrw_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrw_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwhrndsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwhrndsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwuhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwuhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vasrwv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vassign
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vassign_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavghrnd
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavghrnd_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgubrnd
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgubrnd_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavguh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavguh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavguhrnd
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavguhrnd_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgwrnd
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vavgwrnd_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vccombine
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vccombine_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vcl0h
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vcl0h_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vcl0w
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vcl0w_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vcmov
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vcmov_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vcombine
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vcombine_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vdeal
          type:               linear
          operands:
           - src1:            [register, usedef, VectorRegs]
           - src2:            [register, usedef, VectorRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG_EARLY

        - id:                 V6_vdeal_128B
          type:               linear
          operands:
           - src1:            [register, usedef, VectorRegs128B]
           - src2:            [register, usedef, VectorRegs128B]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG_EARLY

        - id:                 V6_vdealb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealb4w
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealb4w_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdealvdd
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vdealvdd_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vdelta
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdelta_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vdmpybus
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpybus_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpybus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpybus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpybus_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpybus_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpybus_dv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpybus_dv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpyhb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpyhb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpyhb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vdmpyhb_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhb_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhb_dv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhb_dv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhisat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhisat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhisat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhisat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsuisat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsuisat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsuisat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsuisat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsusat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsusat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsusat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhsusat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhvsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhvsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhvsat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdmpyhvsat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdsaduh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdsaduh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdsaduh_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vdsaduh_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_veqb
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqb_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqh_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_veqw_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtb_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgth_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtub_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuh_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtuw_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_and
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_and_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_or
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_or_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_xor
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vgtw_xor_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecPredRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vhist
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_HIST

        - id:                 V6_vhistq
          type:               linear
          operands:
           - src1:            [register, use, VecPredRegs]
          uses:               [src1]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_HIST

        - id:                 V6_vinsertwr
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, IntRegs]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vinsertwr_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, IntRegs]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LATE

        - id:                 V6_vlalignb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlalignb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlalignbi
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlalignbi_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlsrh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrhv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrhv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrwv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlsrwv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vlutvvb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlutvvb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_LONG

        - id:                 V6_vlutvvb_oracc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vlutvvb_oracc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vlutvwh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vlutvwh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vlutvwh_oracc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vlutvwh_oracc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vmaxh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmaxw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vminw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmpabus
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpabus_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpabus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpabus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpabusv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vmpabusv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vmpabuuv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vmpabuuv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vmpahb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpahb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpahb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpahb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybus
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybus_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybusv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybusv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybusv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybusv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpybv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyewuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyewuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhsat_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhsat_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhsrs
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhsrs_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhss
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhss_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhus
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhus_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhvsrs
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyhvsrs_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyieoh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyieoh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiewh_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiewh_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiewuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiewuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiewuh_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiewuh_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyih
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyih_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyih_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyih_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyihb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LONG

        - id:                 V6_vmpyihb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_LONG

        - id:                 V6_vmpyihb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyihb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiowh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiowh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiwb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiwb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiwb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiwb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vmpyiwh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiwh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiwh_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyiwh_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_rnd
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_rnd_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_rnd_sacc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_rnd_sacc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_sacc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyowh_sacc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyub
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyub_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyub_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyub_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyubv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyubv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyubv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyubv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuh_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuh_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuhv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuhv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuhv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmpyuhv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vmux
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vmux_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnavgw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnccombine
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vnccombine_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vncmov
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vncmov_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnormamth
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vnormamth_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vnormamtw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vnormamtw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vnot
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vnot_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vor
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vor_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vpackeb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackeb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackeh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackeh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackhb_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackhb_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackhub_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackhub_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackob
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackob_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackoh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackoh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackwh_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackwh_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackwuh_sat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpackwuh_sat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vpopcounth
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vpopcounth_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vrdelta
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vrdelta_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vrmpybus
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybus_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybusi
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpybusi_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpybusi_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpybusi_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpybusv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybusv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybusv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vrmpybusv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vrmpybv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpybv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vrmpybv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vrmpyub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyub_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyub_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyubi
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpyubi_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpyubi_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpyubi_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrmpyubv
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyubv_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX

        - id:                 V6_vrmpyubv_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vrmpyubv_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vror
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vror_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vroundhb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundhb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundhub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundhub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundwh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundwh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundwuh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vroundwuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VS

        - id:                 V6_vrsadubi
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrsadubi_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrsadubi_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vrsadubi_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
           - src3:            bound
          uses:               [_src_, src1, src2, src3]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV_LONG

        - id:                 V6_vsathub
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VINLANESAT

        - id:                 V6_vsathub_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VINLANESAT

        - id:                 V6_vsatwh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VINLANESAT

        - id:                 V6_vsatwh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VINLANESAT

        - id:                 V6_vsb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vshufeh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshufeh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshuff
          type:               linear
          operands:
           - src1:            [register, usedef, VectorRegs]
           - src2:            [register, usedef, VectorRegs]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG_EARLY

        - id:                 V6_vshuff_128B
          type:               linear
          operands:
           - src1:            [register, usedef, VectorRegs128B]
           - src2:            [register, usedef, VectorRegs128B]
           - src3:            [register, use, IntRegs]
          uses:               [src1, src2, src3]
          defines:            [src1, src2]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG_EARLY

        - id:                 V6_vshuffb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vshuffb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vshuffeb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshuffeb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshuffh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vshuffh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP

        - id:                 V6_vshuffob
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshuffob_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshuffvdd
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vshuffvdd_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, IntRegsLow8]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vshufoeb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vshufoeb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vshufoeh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vshufoeh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vshufoh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vshufoh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubb
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubb_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubb_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubb_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubbnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubbnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubbq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubbq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubh
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubh_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubh_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubh_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubhnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubhsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubhsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubhw
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsubhw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsububh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsububh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsububsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsububsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsububsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsububsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubuhsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubuhsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubuhsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubuhsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubuhw
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsubuhw_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vsubw
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubw_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubw_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubw_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubwnq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwnq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwq
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwq_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VectorRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, _src_, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwsat
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwsat_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vsubwsat_dv
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, VecDblRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vsubwsat_dv_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, VecDblRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vswap
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecPredRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vswap_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecPredRegs128B]
           - src2:            [register, use, VectorRegs128B]
           - src3:            [register, use, VectorRegs128B]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vtmpyb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpybus
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpybus_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpybus_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpybus_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyhb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyhb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyhb_acc
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VecDblRegs]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vtmpyhb_acc_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VecDblRegs128B]
           - src2:            [register, use, IntRegs]
          uses:               [_src_, src1, src2]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VX_DV

        - id:                 V6_vunpackb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackob
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vunpackob_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vunpackoh
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vunpackoh_128B
          type:               linear
          operands:
           - _src_:           [register, usedef, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [_src_, src1]
          defines:            [_src_]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS_LONG

        - id:                 V6_vunpackub
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackub_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackuh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vunpackuh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VP_VS

        - id:                 V6_vxor
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, VectorRegs]
           - src2:            [register, use, VectorRegs]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vxor_128B
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs128B]
           - src1:            [register, use, VectorRegs128B]
           - src2:            [register, use, VectorRegs128B]
          uses:               [src1, src2]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA

        - id:                 V6_vzb
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vzb_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vzh
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, VectorRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 V6_vzh_128B
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs128B]
           - src1:            [register, use, VectorRegs128B]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 VMULW
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          PSEUDOM

        - id:                 VMULW_ACC
          type:               linear
          operands:
           - Rx:              [register, usedef, DoubleRegs]
           - Rs:              [register, use, DoubleRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rx, Rs, Rt]
          defines:            [Rx]
          size:               4
          affects:
          affected-by:
          itinerary:          PSEUDOM

        - id:                 VSelectDblPseudo_V6
          type:               linear
          operands:
           - dst:             [register, def, VecDblRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VecDblRegs]
           - src3:            [register, use, VecDblRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 VSelectPseudo_V6
          type:               linear
          operands:
           - dst:             [register, def, VectorRegs]
           - src1:            [register, use, PredRegs]
           - src2:            [register, use, VectorRegs]
           - src3:            [register, use, VectorRegs]
          uses:               [src1, src2, src3]
          defines:            [dst]
          size:               4
          affects:
          affected-by:
          itinerary:          CVI_VA_DV

        - id:                 Y2_barrier
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y2_dccleana
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 Y2_dccleaninva
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 Y2_dcfetchbo
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - u11_3:           bound
          uses:               [Rs, u11_3]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          LD_tc_ld_SLOT0

        - id:                 Y2_dcinva
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 Y2_dczeroa
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 Y2_icinva
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 Y2_isync
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          J_tc_2early_SLOT2

        - id:                 Y2_syncht
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_ld_SLOT0

        - id:                 Y4_l2fetch
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_3stall_SLOT0

        - id:                 Y4_trace
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
          uses:               [Rs]
          defines:            []
          size:               4
          affects:
          affected-by:
          itinerary:          CR_tc_2early_SLOT3

        - id:                 Y5_l2fetch
          type:               linear
          operands:
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, DoubleRegs]
          uses:               [Rs, Rt]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_3stall_SLOT0

        - id:                 Y5_l2gclean
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y5_l2gcleaninv
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y5_l2gunlock
          type:               linear
          operands:
          uses:               []
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y5_l2locka
          type:               linear
          operands:
           - dst:             [register, def, PredRegs]
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            [dst]
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_3stall_SLOT0

        - id:                 Y5_l2unlocka
          type:               linear
          operands:
           - src1:            [register, use, IntRegs]
          uses:               [src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y6_l2gcleaninvpa
          type:               linear
          operands:
           - src1:            [register, use, DoubleRegs]
          uses:               [src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 Y6_l2gcleanpa
          type:               linear
          operands:
           - src1:            [register, use, DoubleRegs]
          uses:               [src1]
          defines:            []
          size:               4
          affects:
           - mem:             memory
          affected-by:
          itinerary:          ST_tc_st_SLOT0

        - id:                 dep_A2_addsat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 dep_A2_subsat
          type:               linear
          operands:
           - Rd:              [register, def, IntRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_2_SLOT23

        - id:                 dep_S2_packhl
          type:               linear
          operands:
           - Rd:              [register, def, DoubleRegs]
           - Rs:              [register, use, IntRegs]
           - Rt:              [register, use, IntRegs]
          uses:               [Rs, Rt]
          defines:            [Rd]
          size:               4
          affects:
          affected-by:
          itinerary:          ALU64_tc_1_SLOT23
