// Seed: 3193745542
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  reg id_3;
  always @(1 or posedge -1) begin : LABEL_0
    id_3 = {id_0, 1, -1'h0};
  end
  assign id_1 = (id_0) << id_3 - id_3;
  initial assume (id_3);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    output wor id_10,
    output uwire id_11,
    input tri id_12,
    input wand id_13,
    input wor id_14
    , id_17,
    output wire id_15
);
  module_0 modCall_1 (
      id_6,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
