$date
	Mon Dec 01 23:41:50 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % sel $end
$scope module test $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( clk $end
$var wire 1 ) sel $end
$var wire 4 * y [3:0] $end
$scope module t1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 ( clk $end
$var wire 1 ) sel $end
$var reg 1 - y $end
$upscope $end
$scope module t2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 ( clk $end
$var wire 1 ) sel $end
$var reg 1 0 y $end
$upscope $end
$scope module t3 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 ( clk $end
$var wire 1 ) sel $end
$var reg 1 3 y $end
$upscope $end
$scope module t4 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 ( clk $end
$var wire 1 ) sel $end
$var reg 1 6 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
03
02
01
00
0/
0.
0-
1,
0+
b0 *
x)
0(
b1 '
b0 &
x%
0$
b1 #
b0 "
b0 !
$end
#5
1/
1.
0%
0)
b11 #
b11 '
b10 "
b10 &
1$
1(
#10
1%
1)
0$
0(
#15
10
1-
b11 !
b11 *
1$
1(
#20
0$
0(
#25
1$
1(
#30
12
0.
11
0$
0(
0%
0)
b111 #
b111 '
b100 "
b100 &
#35
13
00
0-
b100 !
b100 *
1$
1(
#40
0$
0(
#45
1$
1(
#50
0$
0(
1%
1)
#55
10
1-
b111 !
b111 *
1$
1(
#60
0$
0(
#65
1$
1(
#70
0$
0(
#75
1$
1(
#80
0$
0(
#85
1$
1(
#90
15
01
0$
0(
0%
0)
b1111 #
b1111 '
b0 "
b0 &
#95
03
00
0-
b0 !
b0 *
1$
1(
#100
0$
0(
#105
1$
1(
#110
0$
0(
#115
1$
1(
#120
0$
0(
#125
1$
1(
#130
0$
0(
1%
1)
#135
16
13
10
1-
b1111 !
b1111 *
1$
1(
#140
0$
0(
#145
1$
1(
#150
0$
0(
#155
1$
1(
#160
0$
0(
#165
1$
1(
#170
0$
0(
#175
1$
1(
#180
0$
0(
#185
1$
1(
#190
0,
1+
0$
0(
0%
0)
b1110 #
b1110 '
b1 "
b1 &
#195
06
03
00
b1 !
b1 *
1$
1(
#200
0$
0(
#205
1$
1(
#210
0$
0(
#215
1$
1(
#220
0$
0(
#225
1$
1(
#230
0$
0(
#235
1$
1(
#240
0$
0(
#245
1$
1(
#250
0$
0(
1%
1)
