# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zg13/Desktop/EDA/fifo {C:/Users/zg13/Desktop/EDA/fifo/fifo.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:06:18 on Jun 13,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/zg13/Desktop/EDA/fifo" C:/Users/zg13/Desktop/EDA/fifo/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 09:06:18 on Jun 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim {C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim/fifo.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:06:18 on Jun 13,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim" C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim/fifo.vt 
# -- Compiling module fifo_vlg_tst
# 
# Top level modules:
# 	fifo_vlg_tst
# End time: 09:06:18 on Jun 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fifo_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "fifo_run_msim_rtl_verilog.do" 
# Start time: 09:06:18 on Jun 13,2017
# Loading work.fifo_vlg_tst
# Loading work.fifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim/fifo.vt(71)
#    Time: 100100 ns  Iteration: 0  Instance: /fifo_vlg_tst
# 1
# Break in Module fifo_vlg_tst at C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim/fifo.vt line 71
# Simulation Breakpoint: 1
# Break in Module fifo_vlg_tst at C:/Users/zg13/Desktop/EDA/fifo/simulation/modelsim/fifo.vt line 71
# MACRO ./fifo_run_msim_rtl_verilog.do PAUSED at line 17
# End time: 09:06:51 on Jun 13,2017, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
