0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.srcs/sim_1/new/full_adder_st_tb_no_0005.v,1707302595,verilog,,,,full_adder_st_tb_no_0005,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.srcs/sources_1/new/full_adder_st_no_0005.v,1707302676,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.srcs/sources_1/new/half_adder_no_0005.v,,full_adder_st_no_0005,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.srcs/sources_1/new/half_adder_no_0005.v,1707302103,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/full_adder_st_no_0005/full_adder_st_no_0005.srcs/sim_1/new/full_adder_st_tb_no_0005.v,,half_adder_no_0005,,,,,,,,
