static inline T_1 F_1 ( int V_1 )\r\n{\r\nT_1 V_2 ;\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nV_2 = F_2 ( V_3 ) ;\r\nbreak;\r\ncase 1 :\r\nV_2 = F_2 ( V_4 ) ;\r\nbreak;\r\ncase 2 :\r\nV_2 = F_2 ( V_5 ) ;\r\nbreak;\r\ncase 3 :\r\nV_2 = F_2 ( V_6 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( L_1 ) ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_4 ( int V_1 , T_1 V_2 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nF_5 ( V_3 , V_2 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_4 , V_2 ) ;\r\nbreak;\r\ncase 2 :\r\nF_5 ( V_5 , V_2 ) ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_6 , V_2 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( L_1 ) ;\r\n}\r\n}\r\nstatic inline unsigned int F_6 ( unsigned int V_7 )\r\n{\r\nswitch( V_7 ) {\r\ncase 0 :\r\nreturn F_2 ( V_8 ) ;\r\ncase 1 :\r\nreturn F_2 ( V_9 ) ;\r\ncase 2 :\r\nreturn F_2 ( V_10 ) ;\r\ncase 3 :\r\nreturn F_2 ( V_11 ) ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic inline void F_7 ( unsigned int V_7 , unsigned int V_12 )\r\n{\r\nswitch( V_7 ) {\r\ncase 0 :\r\nF_5 ( V_8 , V_12 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_9 , V_12 ) ;\r\nbreak;\r\ncase 2 :\r\nF_5 ( V_10 , V_12 ) ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_11 , V_12 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic void F_8 ( int V_1 )\r\n{\r\nT_1 V_2 = ( V_13 | V_14 | V_15 |\r\nV_16 | V_17 ) ;\r\nT_1 V_18 = 0 ;\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nF_5 ( V_3 , V_2 ) ;\r\nF_5 ( V_19 , V_18 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_4 , V_2 ) ;\r\nF_5 ( V_20 , V_18 ) ;\r\nbreak;\r\ncase 2 :\r\nF_5 ( V_5 , V_2 ) ;\r\nF_5 ( V_21 , V_18 ) ;\r\nbreak;\r\ncase 3 :\r\nF_5 ( V_6 , V_2 ) ;\r\nF_5 ( V_22 , V_18 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( L_2 ) ;\r\n}\r\n}\r\nstatic void F_9 ( int V_1 , int V_23 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = F_1 ( V_1 ) ;\r\nV_2 = ( V_2 & ~ V_24 ) |\r\n( ( V_23 << V_25 ) &\r\nV_24 ) ;\r\nF_4 ( V_1 , V_2 ) ;\r\n}\r\nstatic void F_10 ( int V_1 , int V_26 , int V_27 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = F_1 ( V_1 ) ;\r\nif( V_26 )\r\nV_2 &= ~ V_15 ;\r\nelse\r\nV_2 |= V_15 ;\r\nif( V_27 )\r\nV_2 &= ~ V_14 ;\r\nelse\r\nV_2 |= V_14 ;\r\nF_4 ( V_1 , V_2 ) ;\r\n}\r\nstatic void F_11 ( int V_1 , int V_28 , int V_29 )\r\n{\r\nT_1 V_2 = F_1 ( V_1 ) ;\r\nif( V_28 )\r\nV_2 &= ~ V_17 ;\r\nelse\r\nV_2 |= V_17 ;\r\nif( V_29 )\r\nV_2 &= ~ V_16 ;\r\nelse\r\nV_2 |= V_16 ;\r\nF_4 ( V_1 , V_2 ) ;\r\n}\r\nstatic void F_12 ( int V_1 , int V_30 )\r\n{\r\nT_1 V_2 = F_1 ( V_1 ) ;\r\nV_2 &= ~ V_13 ;\r\nif ( V_30 )\r\nV_2 |= V_31 ;\r\nelse\r\nV_2 &= ~ V_31 ;\r\nF_4 ( V_1 , V_2 ) ;\r\n}\r\nstatic void F_13 ( int V_30 )\r\n{\r\nT_1 V_32 = F_2 ( V_33 ) ;\r\nV_32 &= ~ V_34 ;\r\nV_32 |= V_35 ;\r\nif ( V_30 )\r\nV_32 |= V_36 ;\r\nelse\r\nV_32 &= ~ V_36 ;\r\nF_5 ( V_33 , V_32 ) ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nT_1 V_32 = F_2 ( V_33 ) ;\r\nV_32 |= V_34 ;\r\nV_32 &= ~ ( V_36 | V_35 ) ;\r\nF_5 ( V_33 , V_32 ) ;\r\n}\r\nstatic int F_15 ( struct V_37 * V_1 )\r\n{\r\nint V_7 ;\r\nF_14 () ;\r\nfor ( V_7 = 0 ; V_7 < V_38 ; V_7 ++ ) {\r\nF_8 ( V_7 ) ;\r\nF_9 ( V_7 , V_1 [ V_7 ] . V_23 ) ;\r\nF_10 ( V_7 , V_1 [ V_7 ] . V_26 , V_1 [ V_7 ] . V_27 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_37 * V_1 ,\r\nstruct V_39 * V_40 ,\r\nint V_41 )\r\n{\r\nint V_7 ;\r\nV_38 = V_41 ;\r\nfor ( V_7 = 0 ; V_7 < V_38 ; ++ V_7 )\r\nV_42 [ V_7 ] = 0x80000000UL - V_1 [ V_7 ] . V_43 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( struct V_37 * V_1 )\r\n{\r\nint V_7 ;\r\nF_18 ( F_19 () | V_44 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_38 ; ++ V_7 ) {\r\nif ( V_1 [ V_7 ] . V_45 ) {\r\nF_7 ( V_7 , V_42 [ V_7 ] ) ;\r\nF_11 ( V_7 , 1 , 0 ) ;\r\nF_12 ( V_7 , 1 ) ;\r\n} else {\r\nF_7 ( V_7 , 0 ) ;\r\nF_12 ( V_7 , 0 ) ;\r\n}\r\n}\r\nF_13 ( 1 ) ;\r\nV_46 = 1 ;\r\nF_20 ( L_3 , F_21 () ,\r\nF_2 ( V_33 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_22 ( void )\r\n{\r\nF_14 () ;\r\nV_46 = 0 ;\r\nF_20 ( L_4 , F_21 () ,\r\nF_2 ( V_33 ) ) ;\r\nF_23 () ;\r\n}\r\nstatic void F_24 ( struct V_47 * V_48 ,\r\nstruct V_37 * V_1 )\r\n{\r\nunsigned long V_49 ;\r\nint V_50 ;\r\nint V_12 ;\r\nint V_7 ;\r\nV_49 = V_48 -> V_51 ;\r\nV_50 = F_25 ( V_49 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_38 ; ++ V_7 ) {\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 < 0 ) {\r\nif ( V_46 && V_1 [ V_7 ] . V_45 ) {\r\nF_26 ( V_49 , V_48 , V_7 , V_50 ) ;\r\nF_7 ( V_7 , V_42 [ V_7 ] ) ;\r\n} else {\r\nF_7 ( V_7 , 0 ) ;\r\n}\r\n}\r\n}\r\nF_18 ( F_19 () | V_44 ) ;\r\nF_13 ( 1 ) ;\r\n}
