sim_seconds                                  0.023711                       # Number of seconds simulated
sim_ticks                                 23710633000                       # Number of ticks simulated
final_tick                               3971942738500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11162199                       # Simulator instruction rate (inst/s)
host_op_rate                                 11724869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              502292001                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                    47.20                       # Real time elapsed on the host
sim_insts                                   526910050                       # Number of instructions simulated
sim_ops                                     553470933                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       753920                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       786432                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       760320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       754688                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       753408                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       778240                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4611584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       117248                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        117248                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2945                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         3072                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2970                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2948                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2943                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         3040                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             18014                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          458                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              458                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       259124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     31796705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       107968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     33167904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        64781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     32066626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     31829095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       269921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     31775111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     32822405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           194494344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       259124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       107968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        64781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       269921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        53984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         982513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       4944954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            4944954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       4944954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       259124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     31796705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       107968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     33167904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        64781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     32066626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     31829095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       269921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     31775111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     32822405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          199439298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     18014                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      458                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  144112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4603744                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7840                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                116768                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4611584                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             117248                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           17800                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           18010                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           17536                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           16440                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           19011                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           17761                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           19779                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           17530                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             424                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             504                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             552                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             305                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             423                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             465                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 23886324000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              144112                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3664                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17330                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17367                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17398                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17449                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17483                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17519                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17556                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17585                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   651                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   606                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  575                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  524                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  490                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  454                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  419                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  391                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  147                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  148                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  150                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  150                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18780                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   251.358466                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   246.980377                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    28.678473                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          212      1.13%      1.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           79      0.42%      1.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           48      0.26%      1.81% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            6      0.03%      1.84% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           48      0.26%      2.09% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           80      0.43%      2.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          198      1.05%      3.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        18109     96.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18780                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          154                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   935.915584                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   542.414624                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   776.060211                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63            7      4.55%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           22     14.29%     18.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            9      5.84%     24.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      3.90%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            4      2.60%     31.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            1      0.65%     31.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            6      3.90%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            4      2.60%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            4      2.60%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      3.25%     44.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            5      3.25%     47.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            7      4.55%     51.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.60%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            2      1.30%     55.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            4      2.60%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            6      3.90%     62.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            2      1.30%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      2.60%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            3      1.95%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            3      1.95%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            4      2.60%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            1      0.65%     73.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            1      0.65%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            7      4.55%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      1.30%     79.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            2      1.30%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.30%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            1      0.65%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            4      2.60%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            5      3.25%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            3      1.95%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            3      1.95%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.65%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            1      0.65%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.65%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            2      1.30%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.65%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.65%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            2      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3200-3263            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3328-3391            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          154                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          154                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.694805                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.646367                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.368783                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      1.95%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.65%      2.60% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              3      1.95%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.65%      5.19% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      1.30%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            143     92.86%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          154                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 4280668326                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6719213976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                460374400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29754.34                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46704.34                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     194.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       4.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  194.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    4.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.99                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.24                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 125700                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3036                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  1293109.79                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  20211666140                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1415282698                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          19005235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1              18636912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          19570723.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          19998316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              12820992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              12572520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              13202472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              13490928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         108055833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         105576806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         110019686.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         112198694.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        10583654.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10414448.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        10975564.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11151406.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      5108625547.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      5106616119.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      5118541358.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      5123409249.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       54928860336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       54930622992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       54920162256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       54915892176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        77246098032.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        77242586232.960007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        77250618495.360001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        77254287205.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.013083                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.009536                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.017648                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.021353                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           42                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           42                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           42                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           42                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       778752                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       735488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       746240                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       770560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       772608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       783616                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4620544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       128000                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        128000                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         3042                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2873                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2915                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         3010                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         3018                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             18049                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          500                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              500                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       302312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     32843999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     31019332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     31472800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     32498500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       410280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     32584874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     33049139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           194872233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       302312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       410280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1371199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       5398422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            5398422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       5398422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       302312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     32843999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     31019332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     31472800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     32498500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       410280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     32584874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     33049139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          200270655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     18049                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      500                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  144392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4615296                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                127744                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4620544                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             128000                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           19280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           17290                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16270                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           19474                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           17329                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           18017                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           18224                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           18344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             456                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             544                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             479                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             401                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             560                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             560                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 23864836000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              144392                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4000                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17291                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17325                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17359                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17397                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17423                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17453                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17491                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17536                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   727                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   684                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  650                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  617                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  591                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  562                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  529                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  483                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  160                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  160                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  160                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  160                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  161                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  161                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  161                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  162                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  169                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  168                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  168                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18887                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   251.127230                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   246.460710                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    29.477684                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          234      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           75      0.40%      1.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           49      0.26%      1.90% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            8      0.04%      1.94% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           47      0.25%      2.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           76      0.40%      2.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          218      1.15%      3.74% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        18180     96.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18887                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   852.094675                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   531.185106                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   664.807072                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           10      5.92%      5.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           20     11.83%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           10      5.92%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            2      1.18%     24.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            5      2.96%     27.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            5      2.96%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            5      2.96%     33.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            5      2.96%     36.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            6      3.55%     40.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            4      2.37%     42.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            2      1.18%     43.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            6      3.55%     47.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            4      2.37%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895           16      9.47%     59.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            6      3.55%     62.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            5      2.96%     65.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            4      2.37%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            5      2.96%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            3      1.78%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            3      1.78%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.78%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            6      3.55%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.78%     81.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            5      2.96%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            1      0.59%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            4      2.37%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            1      0.59%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.59%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.59%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            3      1.78%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            3      1.78%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            3      1.78%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.59%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            4      2.37%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.59%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3263            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          169                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.621302                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.535542                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.841589                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              7      4.14%      4.14% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.59%      4.73% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              2      1.18%      5.92% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.59%      6.51% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            157     92.90%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          169                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 4347016738                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6791681338                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                461529600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30139.89                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47089.89                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     194.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       5.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  194.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    5.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.69                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 126010                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3323                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1286583.43                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  20204805631                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1422067707                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          19428595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          19209052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          18855849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          19712246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              13106592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              12958488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              12720216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          13297944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         110546342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         108467673.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         106140902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3            109861440                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        10729635.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        10709729.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        10607293.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        11499356.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      5112112798.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      5113755656.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      5112449654.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      5121874681.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      54925801344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       54924360240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       54925505856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       54917238288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        77249871742.080017                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        77247607274.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        77244426206.399994                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        77251630391.040009                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.016894                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.014607                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.011394                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.018670                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       785664                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       782592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       805632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       780288                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       795648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       813824                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4792064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       165120                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        165120                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         3069                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         3057                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         3147                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         3048                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3108                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         3179                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18719                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              645                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     33135514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     33005951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       118765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     33977667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       183546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     32908780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       226734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     33556590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     34323166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        64781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           202106118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       161953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       118765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       183546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       226734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        53984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total        1014903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6963964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6963964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6963964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     33135514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     33005951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       118765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     33977667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       183546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     32908780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       226734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     33556590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     34323166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        64781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          209070083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18719                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      645                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  149752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4776704                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 15360                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                164864                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4792064                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             165120                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  480                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17803                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16780                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           19104                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           17081                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           18915                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           20394                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           19817                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           19378                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             672                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             753                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             655                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             736                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 23862365000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              149752                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5160                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17934                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17955                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17993                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 18033                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 18065                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 18099                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 18136                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 18177                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   720                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   682                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  645                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  609                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  545                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  508                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  468                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  206                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  206                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19715                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.650165                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   245.362008                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    31.076847                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          297      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           53      0.27%      1.78% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           61      0.31%      2.08% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            8      0.04%      2.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           59      0.30%      2.42% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           57      0.29%      2.71% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          271      1.37%      4.09% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18909     95.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19715                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   675.381818                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   419.934466                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   587.892956                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           13      5.91%      5.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           27     12.27%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           12      5.45%     23.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           10      4.55%     28.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319            6      2.73%     30.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           13      5.91%     36.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           18      8.18%     45.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           10      4.55%     49.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            9      4.09%     53.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           10      4.55%     58.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           10      4.55%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            7      3.18%     65.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      3.18%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            6      2.73%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            5      2.27%     74.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            3      1.36%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            9      4.09%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.82%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      1.82%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            6      2.73%     85.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      1.36%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.91%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            4      1.82%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            4      1.82%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            4      1.82%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            2      0.91%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            2      0.91%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            1      0.45%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.45%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            3      1.36%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2239            1      0.45%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2368-2431            2      0.91%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2496-2559            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3264-3327            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          220                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.418182                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.314143                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.988009                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             11      5.00%      5.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              4      1.82%      6.82% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.45%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.45%      7.73% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              5      2.27%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            197     89.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          220                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4555657236                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            7085817636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                477670400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30519.17                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47469.17                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     201.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  202.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.08                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 130425                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4284                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1232305.57                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  20134590588                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1492282750                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          18606067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          20206972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2              20427120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          21598012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              12551712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              13631688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              13780200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              14570088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         104822515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1            114062208                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         114487526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3            120823872                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11038187.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11393187.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        11769338.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12186132.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      5105848178.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      5122172960.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      5125346009.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      5136042346.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      54931296624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       54916976640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      54914193264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       54904810512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        77242309719.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        77256590091.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        77258149893.120010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        77268177398.399994                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.009257                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.023679                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.025254                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.035381                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       745728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       770304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       762624                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       739072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       756480                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       760576                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4561408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       125952                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        125952                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2913                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         3009                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2979                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2887                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2955                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2971                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17818                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          492                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              492                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       215937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     31451206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     32487703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       107968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     32163798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     31170488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       237531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     31904673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     32077423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           192378162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       215937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       107968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       161953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       237531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        1101278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5312047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5312047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5312047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       215937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     31451206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     32487703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       107968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     32163798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     31170488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       237531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     31904673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     32077423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          197690209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17818                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      492                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  142544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   3936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4557216                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  4192                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                126464                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4561408                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             125952                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           17656                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           17505                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           20384                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17288                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           17472                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           19177                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15840                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17091                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             465                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             599                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             424                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             496                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 23886002000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              142544                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               3936                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17099                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17143                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17177                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17233                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17257                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17289                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17320                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17353                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   680                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   635                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  603                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  548                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  525                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  495                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  464                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  433                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  155                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  157                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  160                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  169                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  169                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18639                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.283867                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   246.747217                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    29.014171                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          226      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           70      0.38%      1.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           45      0.24%      1.83% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            6      0.03%      1.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           46      0.25%      2.11% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           70      0.38%      2.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          218      1.17%      3.65% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17958     96.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18639                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   846.047337                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   498.261414                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   775.284969                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           10      5.92%      5.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           20     11.83%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            9      5.33%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           12      7.10%     30.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            3      1.78%     31.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            3      1.78%     33.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            4      2.37%     36.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            5      2.96%     39.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            5      2.96%     42.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           10      5.92%     47.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            8      4.73%     52.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            9      5.33%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            6      3.55%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            4      2.37%     63.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.96%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            4      2.37%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            3      1.78%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            1      0.59%     71.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.78%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            5      2.96%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            1      0.59%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.96%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            5      2.96%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            3      1.78%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            3      1.78%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      1.18%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      1.18%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            4      2.37%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.59%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            2      1.18%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            2      1.18%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.59%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2496-2559            2      1.18%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2624-2687            1      0.59%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-2879            1      0.59%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3136-3199            1      0.59%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3200-3263            2      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3328-3391            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3776-3839            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          169                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.384615                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.295685                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.864454                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      2.96%      2.96% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              3      1.78%      4.73% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.59%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              3      1.78%      7.10% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      1.18%      8.28% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              3      1.78%     10.06% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.59%     10.65% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              5      2.96%     13.61% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            144     85.21%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              2      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          169                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4304367454                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6718267804                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                455721600                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30224.54                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47174.54                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     192.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  192.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.98                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 124446                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3280                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  1304533.15                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  20221276477                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1405596861                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          18681667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          19311868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          19146758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          18061142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              12602712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              13027848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          12916464.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          12184104.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         105895795.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         109171545.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         107468275.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         100168972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10617246.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        10941972.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        10862346.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        10713047.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      5105300212.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      5113000247.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      5114435060.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      5109626923.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       54931777296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       54925022880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       54923764272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       54927981936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        77243021364.480011                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        77248622796.480011                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        77246739610.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3         77236882560                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.009975                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.015632                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.013731                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.003776                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       804352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       795392                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       789248                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       816640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       783360                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       767744                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4779264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       121088                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        121088                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         3142                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         3107                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         3083                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         3190                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         3060                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2999                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             18669                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          473                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              473                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       215937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     33923683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     33545794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     33286669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     34441932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       248327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     33038342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst       183546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     32379734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           201566276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       215937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        43187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       248327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst       183546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         939325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       5106907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            5106907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       5106907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       215937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     33923683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     33545794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     33286669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     34441932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       248327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     33038342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst       183546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     32379734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          206673183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     18669                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      473                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  149352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4772800                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                121344                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4779264                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             121088                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           19760                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           18417                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           17720                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           17408                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           16569                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           18760                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           22650                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           17866                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             448                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             432                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             440                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             393                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             623                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             544                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 23871115000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              149352                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3784                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17887                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17930                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17971                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 18019                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 18062                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 18098                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 18135                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 18170                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   748                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   704                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  665                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  618                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  575                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  540                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  504                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  469                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        19455                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   251.562272                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   247.274830                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    28.169967                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          226      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           58      0.30%      1.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           51      0.26%      1.72% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            6      0.03%      1.75% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           52      0.27%      2.02% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           58      0.30%      2.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          217      1.12%      3.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        18787     96.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        19455                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   927.490683                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   551.816020                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   765.015998                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           10      6.21%      6.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           17     10.56%     16.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            9      5.59%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            7      4.35%     26.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            4      2.48%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            4      2.48%     31.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            3      1.86%     33.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            5      3.11%     36.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      3.73%     40.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            4      2.48%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            6      3.73%     46.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            2      1.24%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            6      3.73%     51.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            3      1.86%     53.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            8      4.97%     58.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      3.11%     61.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            7      4.35%     65.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            3      1.86%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            1      0.62%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            2      1.24%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.62%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      2.48%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.86%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.86%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            5      3.11%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            4      2.48%     81.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      1.24%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            5      3.11%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            3      1.86%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            2      1.24%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            3      1.86%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            2      1.24%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.62%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            4      2.48%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2751            1      0.62%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2752-2815            1      0.62%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-2879            1      0.62%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2880-2943            1      0.62%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3391            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3392-3455            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          161                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.552795                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.468846                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.843572                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              5      3.11%      3.11% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.62%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.62%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              3      1.86%      6.21% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              3      1.86%      8.07% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.62%      8.70% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.62%      9.32% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            145     90.06%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          161                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 4490960320                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            7019052820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                477280000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30110.36                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47060.36                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     201.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       5.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  201.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    5.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.06                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.78                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 130333                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3154                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  1247054.38                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  20162161755                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1464711583                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          19966262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          18876412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          19207843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          20647267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          13469304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              12734088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              12957672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              13928712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         114207475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         106503321.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         108008908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         116458867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        10696458.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10679869.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        10683601.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3            11124864                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      5115027294.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      5110069772.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      5115211536.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      5128142693.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       54923244768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       54927593472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       54923083152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       54911740032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        77254757997.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        77244603370.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        77247299149.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        77260188870.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.021829                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.011573                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.014296                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.027313                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       785408                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       759296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       751360                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       783616                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       788736                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       754176                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4650496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        27648                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       129536                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        129536                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         3068                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2966                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2935                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         3081                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2946                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             18166                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          506                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              506                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       226734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     33124717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       118765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     32023439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     31688736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       205140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     33049139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       183546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     33265076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       194343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     31807502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           196135464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       226734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       118765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       205140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       183546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       194343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1166059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5463203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5463203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5463203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       226734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     33124717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       118765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     32023439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     31688736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       205140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     33049139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       183546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     33265076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       194343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     31807502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          201598667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     18166                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      506                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  145328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4644032                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                129536                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4650496                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             129536                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           18851                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17891                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           18258                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           18985                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           19313                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17521                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           18170                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16137                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             473                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             488                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             568                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             384                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             759                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 23882432000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              145328                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4048                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17444                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17483                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17519                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17555                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17583                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17619                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17665                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17698                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   684                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   638                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  602                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  565                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  538                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  503                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  457                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  424                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  166                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        19000                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.240421                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.684846                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    29.120553                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          230      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           72      0.38%      1.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           50      0.26%      1.85% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            6      0.03%      1.88% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           49      0.26%      2.14% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           71      0.37%      2.52% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          221      1.16%      3.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18301     96.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        19000                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   855.711765                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   512.815597                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   788.110559                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-127           32     18.82%     18.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-255           14      8.24%     27.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-383           14      8.24%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-511            9      5.29%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-639           10      5.88%     46.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-767           10      5.88%     52.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-895           10      5.88%     58.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-1023            9      5.29%     63.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1151           13      7.65%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1279           13      7.65%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1407            9      5.29%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1535            1      0.59%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1663            3      1.76%     86.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1791            5      2.94%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1919            3      1.76%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-2047            5      2.94%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2175            3      1.76%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2303            2      1.18%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-3199            1      0.59%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3200-3327            1      0.59%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3456-3583            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4224-4351            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4736-4863            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          170                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.811765                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.777479                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.140893                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              3      1.76%      1.76% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.59%      2.35% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.59%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            165     97.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          170                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4384896042                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6844781742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                464403200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30214.41                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47164.41                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     195.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  196.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       2.01                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 126805                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3369                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  1279050.56                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  20199547204                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1427326134                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          19426780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          20560780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          20064844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          18781459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              13105368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              13870368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              13535808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              12670032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         110733542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         117355929.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         113204083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         104028787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        10670330.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        10786037.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        10998374.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        11399823.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      5110956181.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      5122618326.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      5120954838.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      5114706416.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       54926815920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       54916585968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       54918045168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       54923526240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        77249854558.080002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        77259923845.440002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        77254949551.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        77243259192.959991                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.016876                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.027046                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.022022                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.010216                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       804608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       788992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       795136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       816640                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       806912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       825344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4862208                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       133632                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        133632                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         3143                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         3082                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         3106                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         3190                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3152                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         3224                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             18993                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          522                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              522                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     33934480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       140359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     33275872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       118765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     33534997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     34441932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.itb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       237531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     34031652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     34809024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           205064454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       140359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       118765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       237531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         993310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5635952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5635952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5635952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     33934480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       140359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     33275872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       118765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     33534997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     34441932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.itb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       237531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     34031652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     34809024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          210700406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     18993                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      522                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  151944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   4176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4857120                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  5088                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4862208                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             133632                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           21096                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           18536                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           20108                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           18305                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           19072                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           17568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           18274                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           18826                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             559                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             489                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             328                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 23887518000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              151944                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               4176                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 18193                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 18231                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 18277                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 18327                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 18347                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 18379                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 18431                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 18470                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   764                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   719                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  677                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  628                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  610                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  578                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  527                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  489                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  168                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        19865                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.194765                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   246.585475                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    29.276852                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          244      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           76      0.38%      1.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           51      0.26%      1.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            7      0.04%      1.90% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           51      0.26%      2.16% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           77      0.39%      2.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          229      1.15%      3.70% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        19130     96.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        19865                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   863.548571                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   564.761784                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   709.040688                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-127           22     12.57%     12.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-255           15      8.57%     21.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-383           14      8.00%     29.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-511           18     10.29%     39.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-639           10      5.71%     45.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-767           11      6.29%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-895           15      8.57%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-1023            9      5.14%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1151            5      2.86%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1279            9      5.14%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1407           13      7.43%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1535            9      5.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1663            8      4.57%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1791            3      1.71%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1919            1      0.57%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-2047            3      1.71%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2303            2      1.14%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2431            2      1.14%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2559            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2687            1      0.57%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2688-2815            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-2943            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3455            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4224-4351            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.725714                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.676164                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.374719                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              4      2.29%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.57%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      1.14%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              3      1.71%      5.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            163     93.14%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              2      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4583055560                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            7155811310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                485712000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30194.39                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47144.39                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     204.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  205.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.10                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.27                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.36                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 132615                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3457                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              82.94                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1224059.34                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  20135433757                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1491439581                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              20532960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          19502985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          19062086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          19622131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              13851600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              13156776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          12859344.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              13237152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         117383385.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         111029068.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         107801241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         110212377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11028234.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10418181.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10411130.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        10902159.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      5120011465.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      5113861430.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      5112494853.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      5119582734.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       54918872688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       54924267456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       54925466208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       54919248768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        77259826768.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        77250382332.480011                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        77246241298.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        77250951757.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.026948                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.017409                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.013227                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.017985                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       771072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       777472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       786176                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       794624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       759040                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       780032                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4703488                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       139264                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        139264                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         3012                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         3037                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         3071                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         3104                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2965                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         3047                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             18373                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          544                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              544                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       345499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     32520093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     32790015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     33157107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       194343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     33513403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       291515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     32012642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     32897983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           198370410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       345499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       161953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       194343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       291515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        1317215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       5873483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            5873483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       5873483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       345499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     32520093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     32790015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     33157107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       194343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     33513403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       291515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     32012642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     32897983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          204243893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     18373                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      544                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  146984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4696768                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  6720                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                139520                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4703488                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             139264                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           18633                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           17152                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           18000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           16643                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           19120                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           20040                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           17993                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           19193                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             552                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             416                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             543                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             448                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             656                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             737                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 23700796000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              146984                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4352                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17618                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17665                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17705                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17748                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17770                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17803                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17853                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17896                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   719                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   670                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  633                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  590                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  569                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  538                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  489                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  447                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  184                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        19290                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.714774                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.716019                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.580613                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          255      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           83      0.43%      1.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           59      0.31%      2.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            4      0.02%      2.08% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           60      0.31%      2.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           84      0.44%      2.83% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          244      1.26%      4.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        18501     95.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        19290                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   801.554348                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   493.748406                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   653.220059                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           10      5.43%      5.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           18      9.78%     15.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           14      7.61%     22.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.72%     25.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           10      5.43%     30.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            7      3.80%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            7      3.80%     38.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            8      4.35%     42.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            4      2.17%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            6      3.26%     48.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            6      3.26%     51.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      4.35%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            5      2.72%     58.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            6      3.26%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            6      3.26%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            3      1.63%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            5      2.72%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            6      3.26%     72.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      2.17%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            2      1.09%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            4      2.17%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            3      1.63%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      2.17%     82.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.63%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            1      0.54%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            5      2.72%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            5      2.72%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      1.09%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            5      2.72%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            4      2.17%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.54%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            1      0.54%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            2      1.09%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.54%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.54%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          184                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.695652                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.637556                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.480209                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              6      3.26%      3.26% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.54%      3.80% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.54%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            176     95.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          184                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4442996256                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6930815556                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                469676800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30271.00                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              47221.00                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     198.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       5.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  198.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    5.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.04                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.67                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 128216                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3628                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  1252883.44                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  20171289783                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1455583555                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          18696787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          18870364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          21066393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          19959609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              12612912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              12730008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              14211456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              13464816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         106092979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         106548249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         119453068.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         112262092.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        10593607.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10520616.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11393187.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        10939069.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0        5106460824                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      5109657511.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      5129558902.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      5123339372.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       54930759216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      54927955104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      54910497744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       54915953472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        77243362760.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        77244428289.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        77264327186.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        77254064866.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.010320                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.011396                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.031493                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.021129                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       807424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       805632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       798720                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       789504                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       818944                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       807168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4851712                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       120320                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        120320                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         3154                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         3147                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         3120                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         3084                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3199                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         3153                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             18952                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          470                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              470                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     34053245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     33977667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       118765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     33686153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     33297466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       259124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     34539103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     34042448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           204621783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       118765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       259124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         993310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       5074517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            5074517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       5074517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     34053245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     33977667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       118765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     33686153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     33297466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       259124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     34539103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     34042448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          209696300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     18952                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      470                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  151616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   3760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4843584                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  8128                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                120064                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4851712                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             120320                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           19992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           17674                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           20528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           20523                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           19458                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           18904                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16144                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           18139                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             575                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             369                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             336                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             576                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 23868948000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              151616                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               3760                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 18090                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 18130                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 18168                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 18221                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 18248                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 18288                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 18341                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 18391                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   808                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   759                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  722                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  671                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  644                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  604                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  551                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  502                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  152                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  152                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  153                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  160                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  160                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  160                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  157                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  157                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  156                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  154                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        19721                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   251.693525                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   247.522199                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    27.790308                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          221      1.12%      1.12% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           63      0.32%      1.44% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           44      0.22%      1.66% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           11      0.06%      1.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           45      0.23%      1.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           61      0.31%      2.26% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          208      1.05%      3.31% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        19068     96.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        19721                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean          962                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   582.348333                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   815.666371                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63            4      2.55%      2.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           17     10.83%     13.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      8.92%     22.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            9      5.73%     28.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            5      3.18%     31.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            3      1.91%     33.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            2      1.27%     34.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            6      3.82%     38.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            9      5.73%     43.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            4      2.55%     46.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            1      0.64%     47.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            3      1.91%     49.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            7      4.46%     53.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            3      1.91%     55.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            2      1.27%     56.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            2      1.27%     57.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            3      1.91%     59.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.91%     61.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      2.55%     64.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      2.55%     66.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            5      3.18%     70.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            2      1.27%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      1.27%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            4      2.55%     75.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            4      2.55%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            5      3.18%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            3      1.91%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      1.27%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            4      2.55%     86.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            2      1.27%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            7      4.46%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.64%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.64%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            1      0.64%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            1      0.64%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.64%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            1      0.64%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            2      1.27%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            1      0.64%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2944-3007            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3520-3583            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3647            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          157                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.898089                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.821105                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.885113                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.91%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.64%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              2      1.27%      3.82% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              2      1.27%      5.10% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.64%      5.73% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            144     91.72%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              4      2.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          157                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4602060424                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            7167646324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                484358400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30404.33                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47354.33                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     204.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       5.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  204.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    5.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       2.09                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 132271                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3122                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.03                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1228964.47                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  20145453231                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1481420107                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          18950803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          20938780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          20069078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          18889113.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              12784272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              14125368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          13538664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              12742656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         107027980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         120349132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2            114027264                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         104920358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        10889303.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10523934.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10623882.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11217346.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      5108930884.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1        5123961648                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      5121001569.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      5114880645.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       54928592496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       54915407616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       54918004176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       54923373408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        77245322174.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        77263452914.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        77255411068.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        77244169962.240005                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.012299                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.030610                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.022488                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.011135                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       766720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       785920                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       755712                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       777216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       777216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       744192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4636160                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       126720                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        126720                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2995                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         3070                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2952                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         3036                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         3036                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2907                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             18110                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          495                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              495                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       183546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     32336547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     33146310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     31872283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     32779218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       313108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     32779218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     31386425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       140359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           195530841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       183546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       161953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       313108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       140359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1176856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       5344438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            5344438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       5344438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       183546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     32336547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     33146310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     31872283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     32779218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       313108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     32779218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     31386425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       140359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          200875278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     18110                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      495                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  144880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   3960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4630656                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5504                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                126464                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4636160                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             126720                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           16056                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           18507                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           19277                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           17617                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           18065                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           17889                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           17496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           19801                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             520                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             537                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             528                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 23887422000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              144880                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               3960                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17368                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17412                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17448                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17488                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17509                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17554                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17608                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17639                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   705                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   652                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  616                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  578                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  557                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  513                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  460                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  429                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  159                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  159                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  161                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  161                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  162                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18959                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.916188                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   246.106956                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    30.006464                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          243      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           68      0.36%      1.64% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           63      0.33%      1.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           10      0.05%      2.03% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           62      0.33%      2.35% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           69      0.36%      2.72% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          224      1.18%      3.90% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        18220     96.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18959                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          168                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   861.500000                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   519.613434                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   737.808967                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           11      6.55%      6.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           17     10.12%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            9      5.36%     22.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            5      2.98%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            7      4.17%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           11      6.55%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            7      4.17%     39.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            4      2.38%     42.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            5      2.98%     45.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            2      1.19%     46.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            4      2.38%     48.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            5      2.98%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            3      1.79%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            9      5.36%     58.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            4      2.38%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      3.57%     64.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            6      3.57%     68.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            3      1.79%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            4      2.38%     72.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            4      2.38%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            1      0.60%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            4      2.38%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      1.19%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      2.38%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            3      1.79%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.60%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      1.19%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            3      1.79%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            3      1.79%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            3      1.79%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.60%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            2      1.19%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      1.19%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      1.19%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.60%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.60%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2368-2431            1      0.60%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            1      0.60%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.60%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2879            1      0.60%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3008-3071            1      0.60%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3135            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3392-3455            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          168                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          168                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.523810                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.439855                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.788025                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              7      4.17%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.60%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.60%      5.36% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.60%      5.95% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.60%      6.55% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.60%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.60%      7.74% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            155     92.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          168                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4410144824                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6862945424                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                463065600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30476.16                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47426.16                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     195.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       5.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  195.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    5.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       2.01                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.77                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 126415                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3286                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.98                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1283924.86                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  20196367414                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1430505924                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          18575827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          19916668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          19584633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          20600697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              12531312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              13435848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2              13211856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              13897296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0            104986752                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         112283059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         110814412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         115467955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10584069.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11194122.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2            10699776                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        11618795.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      5105704812.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      5118527897.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      5116910155.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      5128129177.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      54931422384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      54920174064.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       54921593136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       54911751888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        77241951591.360016                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        77253678094.080017                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        77250960404.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        77259612244.800003                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.008895                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.020738                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.017993                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.026731                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       752896                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       732416                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       765952                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       747520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       755712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       767488                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4552192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        133120                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2941                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2861                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2992                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2920                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2952                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2998                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17782                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              520                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       291515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     31753518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        64781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     30889770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     32304157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     31526784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       226734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     31872283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        43187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     32368938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           191989476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       291515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        64781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       226734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1004106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5614359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5614359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5614359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       291515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     31753518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        64781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     30889770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     32304157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     31526784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       226734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     31872283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        43187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     32368938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          197603835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17782                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      520                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  142256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4546016                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  6176                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4552192                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             133120                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           17064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16432                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17160                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           17832                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           19073                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           18028                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           18505                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17969                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             505                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             456                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             615                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             480                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             696                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 23860361000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              142256                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4160                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17057                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17100                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17137                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17187                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17211                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17245                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17287                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17330                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   689                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   642                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  606                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  558                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  535                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  501                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  461                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  418                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  169                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  171                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  173                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  173                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18643                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.972483                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   246.138010                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    29.947088                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          242      1.30%      1.30% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           74      0.40%      1.70% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           49      0.26%      1.96% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      1.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           50      0.27%      2.25% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           73      0.39%      2.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          234      1.26%      3.89% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17917     96.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18643                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   808.954286                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   499.761072                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   708.618697                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63            8      4.57%      4.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           20     11.43%     16.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           12      6.86%     22.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            8      4.57%     27.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            9      5.14%     32.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            5      2.86%     35.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            4      2.29%     37.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      5.14%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            3      1.71%     44.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            4      2.29%     46.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            7      4.00%     50.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      4.57%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            9      5.14%     60.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            2      1.14%     61.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            7      4.00%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            8      4.57%     70.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      3.43%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            1      0.57%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      2.29%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            2      1.14%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            4      2.29%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            4      2.29%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      1.14%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            4      2.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            4      2.29%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.71%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.57%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      1.14%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            3      1.71%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            1      0.57%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            1      0.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2368-2431            1      0.57%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2623            1      0.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            3      1.71%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2880-2943            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3008-3071            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3135            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3392-3455            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.725714                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.663104                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.588092                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              5      2.86%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              2      1.14%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              2      1.14%      5.14% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            165     94.29%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4279585022                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6687552872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                454601600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   30124.56                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              47074.56                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     191.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  191.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.97                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 124118                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3454                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.03                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1303702.38                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  20219980038                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1406893300                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          18580060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          18417974.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2              19695312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          19189094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              12534168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          12424824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              13286520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          12945024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         104777587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         103921459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         111197299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         107524684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10905891.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        10570383.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        10832486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        10849489.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      5106268428.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      5105200512.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      5118973044.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3        5116459536                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      54930927984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       54931864752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      54919783584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       54921988416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        77242140554.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        77240546340.479996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        77251914680.640015                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        77247102679.679993                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.009086                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.007476                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.018957                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.014097                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       758784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       801280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       775680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       787200                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       762368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       758272                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4672256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       139520                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        139520                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         3130                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         3030                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         3075                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2978                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2962                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             18251                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          545                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              545                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       215937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     32001845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     33794121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     32714437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     33200295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       410280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     32153001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     31980251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           197053196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       215937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        53984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       410280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total        1144465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       5884280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            5884280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       5884280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       215937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     32001845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     33794121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     32714437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     33200295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       410280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     32153001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     31980251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          202937475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     18251                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      545                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  146008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4663808                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  8448                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                139008                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4672256                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             139520                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           18280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           17385                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           18697                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           16945                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           19152                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           18720                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           18617                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17948                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             704                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             432                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             697                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             559                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 23883667000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              146008                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4360                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17492                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17543                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17580                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17616                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17641                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17671                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17715                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17758                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   711                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   655                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  584                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  561                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  535                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  492                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  450                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  177                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  182                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        19134                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   251.009512                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   246.216944                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    29.834096                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          244      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           82      0.43%      1.70% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           44      0.23%      1.93% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            8      0.04%      1.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           44      0.23%      2.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           82      0.43%      2.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          236      1.23%      3.87% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        18394     96.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        19134                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   788.521739                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   494.474318                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   629.187862                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           11      5.98%      5.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           20     10.87%     16.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           12      6.52%     23.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            4      2.17%     25.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            4      2.17%     27.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            6      3.26%     30.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            7      3.80%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           10      5.43%     40.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            8      4.35%     44.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      6.52%     51.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            5      2.72%     53.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            4      2.17%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            2      1.09%     57.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            6      3.26%     60.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            5      2.72%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            3      1.63%     64.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087           13      7.07%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            6      3.26%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.63%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      2.17%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      2.17%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            6      3.26%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            3      1.63%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            1      0.54%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            4      2.17%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            3      1.63%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      1.09%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            2      1.09%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      1.09%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            2      1.09%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.54%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            2      1.09%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            2      1.09%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.54%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.54%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            1      0.54%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          184                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.608696                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.519893                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.866920                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              8      4.35%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.54%      4.89% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.54%      5.43% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.54%      5.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.54%      6.52% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            171     92.93%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          184                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4408856326                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6879217126                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                466380800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30250.69                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47200.69                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     196.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       5.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  197.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    5.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       2.03                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 127336                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3618                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              82.98                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  1270678.18                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  20185174740                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1441698598                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          18822585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          18864921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          19845302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          20634566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              12697776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              12726336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          13387704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          13920144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0            106646592                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         105622732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         112211673.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         116380492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10513981.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11190804.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10839121.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11284116.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      5108344176.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      5111339878.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      5118885656.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      5127183671.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       54929107152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      54926479344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       54919860240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       54912581280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        77244278698.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        77244370451.520020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        77253176133.119995                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        77260130705.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.011245                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.011338                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.020231                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.027255                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       756224                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       738304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       765696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       766464                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       756480                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       756736                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4563968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       119296                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        119296                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2954                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2884                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2991                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2994                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2955                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2956                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17828                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          466                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              466                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       334702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     31893876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     31138097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     32293360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     32325750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       259124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     31904673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       107968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     31915470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           192486131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       334702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        53984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       259124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       107968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1004106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       5031329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            5031329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       5031329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       334702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     31893876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     31138097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     32293360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     32325750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       259124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     31904673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       107968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     31915470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          197517460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17828                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      466                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  142624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4557696                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  6272                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                118784                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4563968                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             119296                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           19856                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           16656                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           17040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           18656                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           17696                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           17274                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18025                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           17225                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             487                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             472                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             441                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 23865499000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              142624                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3728                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17115                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17159                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17184                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17225                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17251                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17285                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17330                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17375                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   676                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   629                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  606                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  568                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  544                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  512                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  469                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  424                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  158                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18584                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   251.640121                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   247.446656                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    27.894923                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          209      1.12%      1.12% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           58      0.31%      1.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           48      0.26%      1.70% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      1.72% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           49      0.26%      1.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           57      0.31%      2.29% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          204      1.10%      3.38% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17955     96.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18584                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   900.560510                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   547.175736                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   837.871061                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-127           22     14.01%     14.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-255           19     12.10%     26.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-383           13      8.28%     34.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-511           12      7.64%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-639            5      3.18%     45.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-767            5      3.18%     48.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-895           10      6.37%     54.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-1023           19     12.10%     66.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1151            8      5.10%     71.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1279            5      3.18%     75.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1407            7      4.46%     79.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1535            5      3.18%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1663            5      3.18%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1791            3      1.91%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1919            1      0.64%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-2047            6      3.82%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2175            2      1.27%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2303            1      0.64%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2431            1      0.64%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2559            1      0.64%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-2943            1      0.64%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3199            2      1.27%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3200-3327            1      0.64%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3455            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3456-3583            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5376-5503            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          157                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.643312                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.581580                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.535948                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              4      2.55%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              2      1.27%      3.82% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      1.27%      5.10% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              2      1.27%      6.37% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            147     93.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          157                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4285580560                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6699735160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                455769600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   30089.45                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47039.45                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     192.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       5.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  192.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    5.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.97                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.72                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 124470                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3086                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.78                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  1304553.35                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  20224763840                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1402109498                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          18774201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1              19677168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          18626630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3              19459440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              12665136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              13274280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          12565584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              13127400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         106517299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         111462873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         104517004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3            109040256                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        10640056.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        10855710.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        10719682.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        10942801.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      5106694533.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      5115274683.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      5110438256.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      5119929933.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       54930554208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       54923027760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       54927270240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       54918944208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        77243991868.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        77251718910.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        77242283832.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        77249590473.600006                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.010956                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.018759                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.009231                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.016610                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         7936                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       794368                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       797184                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       807424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       818176                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       780288                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       786688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4842752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        133120                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         3103                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         3114                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         3154                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         3196                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         3048                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         3073                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             18917                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              520                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       334702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       313108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     33502606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     33621371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker       205140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       215937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     34053245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker       205140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       215937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     34506713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       269921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     32908780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        53984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     33178701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           204243893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       313108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       215937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       215937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       269921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1468371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       5614359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            5614359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       5614359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       334702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       313108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     33502606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     33621371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker       205140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       215937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     34053245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker       205140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       215937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     34506713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       269921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     32908780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        53984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     33178701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          209858252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     18917                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      520                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  151336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4837504                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                132608                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4842752                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             133120                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           21079                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           19513                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17889                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           19178                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           18064                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           18616                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           18192                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           18641                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             679                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             451                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             462                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             792                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 23873305000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              151336                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4160                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 18170                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 18219                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 18261                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 18321                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 18355                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 18377                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 18422                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 18455                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   711                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   662                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  621                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  562                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  529                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  507                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  463                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  429                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        19778                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   251.294974                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   246.822225                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    28.908618                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          232      1.17%      1.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           79      0.40%      1.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           51      0.26%      1.83% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            6      0.03%      1.86% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           48      0.24%      2.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           83      0.42%      2.52% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          221      1.12%      3.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        19058     96.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        19778                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   869.448276                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   533.173873                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   721.944296                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63            8      4.60%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           21     12.07%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            9      5.17%     21.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            3      1.72%     23.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            4      2.30%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            8      4.60%     30.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            7      4.02%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            8      4.60%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            7      4.02%     43.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            9      5.17%     48.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            6      3.45%     51.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            8      4.60%     56.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            3      1.72%     58.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            4      2.30%     60.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            7      4.02%     64.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            3      1.72%     66.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            1      0.57%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            5      2.87%     69.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      1.15%     70.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      2.30%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            4      2.30%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            1      0.57%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            4      2.30%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            4      2.30%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            6      3.45%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            6      3.45%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      1.15%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            3      1.72%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            4      2.30%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.57%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            1      0.57%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            3      1.72%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            2      1.15%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            1      0.57%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            1      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.57%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2880-2943            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3200-3263            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3456-3519            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.816092                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.749365                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.669369                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              5      2.87%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.57%      3.45% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.57%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            165     94.83%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              2      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4578055288                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            7140420688                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                483750400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30283.75                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47233.75                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     204.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       5.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  204.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    5.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.10                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.25                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 132096                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3442                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              82.74                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1228240.21                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  20128953845                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1497919493                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          20328537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          20032185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          19544716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          20895235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              13713696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              13513776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              13184928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              14095992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         115750502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         113933913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         110915251.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         117991411.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11141038.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10850319.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2            10533888                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11170068.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      5118266773.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      5118785737.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      5116498113.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      5130254557.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       54920403120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       54919947888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       54921954576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       54909887520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        77257750102.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        77255210255.040009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        77250777908.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        77262441218.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.024850                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.022285                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.017809                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.029588                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       736000                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       767232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       739328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       782592                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       777216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       792576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4622848                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       117248                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        117248                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2875                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2997                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         3057                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3036                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         3096                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             18058                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          458                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              458                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       194343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     31040926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        86375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     32358141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       107968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     31181285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        21594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     33005951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       291515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     32779218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker       107968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        97172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     33427028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        10797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       151156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           194969405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       194343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        86375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       107968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        21594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       291515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        97172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       151156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         950122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       4944954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            4944954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       4944954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       194343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     31040926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        86375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     32358141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       107968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     31181285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        21594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     33005951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       291515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     32779218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker       107968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        97172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     33427028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        10797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       151156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          199914359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     18058                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      458                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  144464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   3664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4617760                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5088                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                117760                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4622848                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             117248                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           19514                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           17028                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           18714                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           19169                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           17536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           18736                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16248                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           17360                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             417                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             424                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             400                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             528                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             423                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 23893264000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              144464                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               3664                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 17311                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 17352                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 17377                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 17419                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 17449                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 17480                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 17531                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 17568                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   719                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   670                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  645                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  606                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  577                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  546                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  495                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  459                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  148                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  149                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  150                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  150                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  151                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  154                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  153                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        18819                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   251.635050                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.393735                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.991562                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          216      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           58      0.31%      1.46% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           46      0.24%      1.70% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            5      0.03%      1.73% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           46      0.24%      1.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           57      0.30%      2.27% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          205      1.09%      3.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        18186     96.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        18819                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   940.445161                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   583.324148                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   813.901564                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63            4      2.58%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           16     10.32%     12.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            8      5.16%     18.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            6      3.87%     21.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            6      3.87%     25.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            5      3.23%     29.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            4      2.58%     31.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            5      3.23%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            9      5.81%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            7      4.52%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            9      5.81%     50.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            3      1.94%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            4      2.58%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            5      3.23%     58.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            2      1.29%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            5      3.23%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      1.29%     64.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      3.23%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            5      3.23%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            4      2.58%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      1.29%     74.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      1.29%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      1.29%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            6      3.87%     81.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            4      2.58%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            5      3.23%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.65%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.65%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.65%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.65%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            3      1.94%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      1.29%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            2      1.29%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            2      1.29%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2751            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2880-2943            2      1.29%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3136-3199            1      0.65%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3584-3647            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3776-3839            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4032-4095            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          155                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.741935                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.704673                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.210553                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              2      1.29%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.65%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.65%      2.58% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              2      1.29%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.65%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.65%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.65%      5.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            145     93.55%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          155                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4358929238                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6804898988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                461776000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30206.36                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47156.36                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     194.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       4.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  194.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    4.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 126097                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3069                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.76                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  1290411.75                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  20216739523                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1410382859                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0              19683216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1              20711376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          19086883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          19476979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              13278360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              13971960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              12876072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              13139232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         112059916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1            118170624                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         107683430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3            108808128                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10733368.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10795991.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10596925.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11204075.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      5113744220.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      5123477813.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      5112084726.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      5120299128.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       54924370272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       54915832032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       54925825968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       54918620352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        77252015787.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        77261106231.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        77246300440.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        77249694330.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.019059                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.028240                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.013287                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.016715                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       787968                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       798720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       801024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       786176                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       787712                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       792320                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4785152                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       122624                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        122624                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         3078                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         3120                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         3129                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         3071                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         3077                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         3095                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             18692                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          479                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              479                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       334702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     33232685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       129562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     33686153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       140359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     33783324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       161953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     33157107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       269921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     33221888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       172750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     33416231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        75578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        32391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           201814604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       334702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       129562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       140359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       161953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       269921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       172750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        75578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1284824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       5171688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            5171688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       5171688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       334702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     33232685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       129562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     33686153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       140359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     33783324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       161953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     33157107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       269921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     33221888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       172750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     33416231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        75578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        32391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          206986292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     18692                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      479                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  149536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4779104                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6048                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                122880                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4785152                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             122624                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           20433                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           17897                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           19587                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           17729                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           18500                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           17417                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           19376                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           18408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             440                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             448                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             448                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             432                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             529                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             551                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 23861914000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              149536                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3832                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17906                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17955                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 18003                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 18052                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 18082                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 18113                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 18154                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 18194                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   753                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   698                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  603                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  574                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  544                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  503                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  464                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        19511                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   251.242069                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   246.703814                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    29.090636                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          234      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           76      0.39%      1.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           51      0.26%      1.85% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            6      0.03%      1.88% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           50      0.26%      2.14% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           77      0.39%      2.53% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          224      1.15%      3.68% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        18793     96.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        19511                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   922.734568                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   555.229500                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   759.613679                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63            7      4.32%      4.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           20     12.35%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           10      6.17%     22.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            7      4.32%     27.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            4      2.47%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            3      1.85%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            5      3.09%     34.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            5      3.09%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            2      1.23%     38.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            7      4.32%     43.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            2      1.23%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            4      2.47%     46.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      4.32%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            4      2.47%     53.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      2.47%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      3.09%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            4      2.47%     61.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            6      3.70%     65.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            2      1.23%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            6      3.70%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            7      4.32%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            5      3.09%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            4      2.47%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            1      0.62%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            2      1.23%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            4      2.47%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            5      3.09%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.62%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      1.23%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.62%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            2      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            2      1.23%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.62%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.62%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.62%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            2      1.23%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2495            1      0.62%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2496-2559            1      0.62%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-2879            2      1.23%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2944-3007            2      1.23%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3392-3455            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.703704                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.653900                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.382629                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              3      1.85%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.62%      2.47% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      1.23%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      1.23%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.62%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            153     94.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 4454419498                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6985851148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                477910400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29825.97                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46775.97                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     201.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       5.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  201.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    5.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.07                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 130482                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3194                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  1244688.02                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  20162376948                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    2083444200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1464496390                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          19197561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          19596124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2              18742752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          20352124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              12950736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              13219608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              12643920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              13729608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0            109135104                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         111205785.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2            105286272                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         114326284.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        10650009.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10766131.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        10603975.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11184168.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      17058146434.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      5109798251.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      5113875165.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      5110304192.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      5127169279.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       54927831648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       54924255408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       54927387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      54912593904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        77247709745.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        77251064657.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        77243115386.880005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        77257501804.800018                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.014710                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.018099                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.010070                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.024600                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              292362                       # Transaction distribution
system.membus.trans_dist::ReadResp             292362                       # Transaction distribution
system.membus.trans_dist::WriteReq                 16                       # Transaction distribution
system.membus.trans_dist::WriteResp                16                       # Transaction distribution
system.membus.trans_dist::Writeback              8093                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              479                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            642                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              76                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1073                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1067                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       596080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       596186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 596186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     77179905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77180117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77180117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    146181000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4823384000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        16000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp         8000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    133534500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       239500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       321998                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        38000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       537498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     17605500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         4413                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        58813                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          213                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           32                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          200                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     10401905                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    528282494                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        52936                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       133500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        25999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1848000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4668                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        59027                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10480840                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          530263994                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             1051                       # Total snoops (count)
system.membus.snoop_fanout::samples            302611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  302611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              302611                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               34000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  53                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           280269000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              301561                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4841035500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             20.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded             293521                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             292324                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            292324                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8093                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              56                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            20                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             76                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1067                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1067                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         9064                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         9438                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         9384                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         9094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         9183                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9549                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         9305                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         9059                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         9579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         9771                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9227                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9050                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9089                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       148756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9434                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         9097                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9111                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9306                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         9602                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         9021                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         9848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         9254                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         9500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         9368                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9484                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8940                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         9149                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       148753                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         9237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         9233                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9587                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         9504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         9073                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9024                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         9514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         9177                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         9125                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         9592                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         9492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9373                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         9152                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         9077                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       148759                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9496                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         9094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         9240                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         9484                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         9379                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8946                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         9148                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         9477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         9167                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         9281                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         9845                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9285                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9156                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9114                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8921                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       148761                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                595029                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1241344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1227776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1221888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1216256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1180928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1192704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1237504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1203712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1173504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1243136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1266944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1197824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1174016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1180416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     19295488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1227520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1179136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1182720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1207552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1170176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1198848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1274368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1157632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1200384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1231872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1214720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1224704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1230336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     19294208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1252864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1194752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1201920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1243904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1231872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1172736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1170432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1233408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1189632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1183232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1231360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1215232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1163520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1178624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     19296256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1235456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1178880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1199360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1227008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1214464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1159424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1186560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1226752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1189120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1205760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1275648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1262848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1204992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1188096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1181952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1157632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     19293953                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               77179905                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    409094400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2879776543                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     76070200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        78400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        28000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       105526                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1479400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10495596                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          398                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp          103                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           10                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           36                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       335200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       616682                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         4000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         6798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        35400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          444                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         106                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             374600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            624280                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32270000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              19374                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29521800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              18475                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30666400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18798                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30576400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              19144                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30668000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              19174                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29339600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              18300                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29964600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              18551                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30947800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              19429                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29582400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              18522                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           29990200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              18607                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          31491800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             19519                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31362600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             19439                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30861600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             18942                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          30177600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18674                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29558400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18310                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29771200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             18302                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         722582938                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             3.0                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             73366                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         722529559                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             3.0                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             73363                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         722653209                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             3.0                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             73369                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         722613459                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             3.0                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             73370                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       292324                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       292324                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8093                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           56                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           20                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           76                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1067                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1067                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       148756                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       148753                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       148759                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       148761                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       595029                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     19295488                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     19294208                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     19296256                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     19293953                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     77179905                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    233859200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1169296000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     32372000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        44800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        16000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        60800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       853600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4268000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        18293                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            6                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           60                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     66303900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        12800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       197000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 18359                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     66513700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     66788800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        75390                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     66798400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        75390                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     66782400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        75390                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     66776900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        75391                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1173625600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          4.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       293468                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2355805                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2355805                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                16                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               16                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            35382                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             497                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2741                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       260004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       526477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       259853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       529707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       258608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       523696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       256744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       525553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       256616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       528090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       258401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       527756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4726477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       344832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     33407260                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1052880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       273920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     33420320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1059308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       307200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     33261088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1047308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       251648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     33035552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1051016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       247808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     32963616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1055912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       311552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     33201440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1055144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       102144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        58905                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              207509017                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1181426044                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25896028423                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        16000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp         8000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1149920489                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       248500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       398998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       126495                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1377983                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     86201969                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       124624                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        25062                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           12                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2961                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           44                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          214                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           19                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1249990357                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    124719678                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1010994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     19962997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       549500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1237500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       246500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2390500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        89000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       127962                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       25097                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1275141848                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         125055178                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           28615                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2395183                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2395183    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2395183                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2333394014                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2395237                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          43841690                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1347                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        4199500333                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            129448                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         264495335                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            263257                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          34827733                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1070                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        4193645469                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            17.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            129252                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         266091371                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            264880                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         39051768                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1200                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       4173952881                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           17.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           128640                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        263090829                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           261869                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         32004236                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              983                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       4143773498                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           17.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           127670                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        263969991                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           262799                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         31515765                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              968                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       4149128364                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           17.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           127813                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        265286965                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           264112                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         39614241                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1217                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       4174326441                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           17.6                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           128654                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17498                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        265156448                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           263970                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         12969985                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              399                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          6950498                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              263                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             7499                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         2370    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         2370                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         2370    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         2370                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         2370    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         2370                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         2370    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         2370                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             2370    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         2370                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         2370                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            2370    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         2370                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    293639                       # number of replacements
system.l2.tags.tagsinuse                  8187.173672                       # Cycle average of tags in use
system.l2.tags.total_refs                      469765                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293639                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.599805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      274.558829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.810073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    11.122199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1322.852575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.353456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     4.442481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1318.504057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.576894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.023323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     9.284462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1298.926808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.814352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     5.954320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1334.000577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.231681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.010622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     5.699905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1277.887980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.168978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     5.707407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1278.117067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.081758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    10.087366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    18.956503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.033515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.161481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.160950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.158560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.162842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.155992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.156020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999411                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988159                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19229095                       # Number of tag accesses
system.l2.tags.data_accesses                 19229095                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       263171                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          869                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        75884                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       264801                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          820                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        75721                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       261795                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          930                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        75222                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       262723                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          690                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        73886                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       263964                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           16                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          459                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        74299                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       263761                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          895                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        74802                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          260                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           99                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2035089                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35382                       # number of Writeback hits
system.l2.Writeback_hits::total                 35382                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                154                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1557                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       263171                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           869                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         76137                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       264801                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           820                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         75976                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       261795                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           930                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         75474                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       262723                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           690                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         74199                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       263964                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           16                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           459                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         74582                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       263761                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           895                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         74990                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           260                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           112                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2036646                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       263171                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          869                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        76137                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       264801                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          820                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        75976                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       261795                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          930                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        75474                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       262723                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          690                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        74199                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       263964                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           16                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          459                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        74582                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       263761                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          895                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        74990                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          260                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          112                       # number of overall hits
system.l2.overall_hits::total                 2036646                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           49                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          478                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        48266                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          250                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        48385                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          270                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        48303                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           31                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          293                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        48746                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          509                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        48455                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          322                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        48569                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          139                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           32                       # number of ReadReq misses
system.l2.ReadReq_misses::total                293197                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1095                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           49                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          478                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        48455                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          250                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        48563                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        48512                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           31                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          293                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        48919                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          509                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        48604                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          322                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        48760                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          139                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           38                       # number of demand (read+write) misses
system.l2.demand_misses::total                 294292                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           49                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          478                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        48455                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          250                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        48563                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          270                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        48512                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           31                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          293                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        48919                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu4.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          509                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        48604                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          322                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        48760                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          139                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           38                       # number of overall misses
system.l2.overall_misses::total                294292                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      6323499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     60801000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   6401852983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3165500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     32026500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   6421365983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4084500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     34954500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   6410459977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3880000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     36557500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   6470337488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1549000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     67205000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   6424074983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3081000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     40703500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   6440369983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       333000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     18252500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4050000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     38885552396                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       196500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       331000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     25419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     23664499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     28217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     23650000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     20151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     25322500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       755999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     147180498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      6323499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     60801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   6427271983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     32026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   6445030482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     34954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   6438676977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3880000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     36557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   6493987488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1549000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     67205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   6444226483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     40703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   6465692483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     18252500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4805999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39032732894                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      6323499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     60801000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   6427271983                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3165500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     32026500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   6445030482                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4084500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     34954500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   6438676977                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3880000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     36557500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   6493987488                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1549000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     67205000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   6444226483                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3081000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     40703500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   6465692483                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       333000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     18252500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4805999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39032732894                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       263220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1347                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       124150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       264827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       124106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       261827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       123525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       262754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       122632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       263978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       122754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       263786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       123371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2328286                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35382                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35382                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            174                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2652                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       263220                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1347                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       124592                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       264827                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1070                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       124539                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       261827                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       123986                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       262754                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          983                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       123118                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       263978                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       123186                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       263786                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1217                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       123750                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          399                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2330938                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       263220                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1347                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       124592                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       264827                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1070                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       124539                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       261827                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       123986                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       262754                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          983                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       123118                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       263978                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       123186                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       263786                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1217                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       123750                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          399                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2330938                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.354863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.388772                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.233645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.389868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.225000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.391038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.298067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.397498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.itb.walker     0.058824                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.525826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.394733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.264585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.393682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.348371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.244275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125928                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.378378                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.088235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.137931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.033333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.083333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.055556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.114943                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.427602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.411085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.453362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.355967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.344907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.503958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.315789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.412896                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000186                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.354863                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.388909                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000098                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.233645                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.389942                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000122                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.225000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.391270                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000118                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.298067                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.397334                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000053                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.itb.walker     0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.525826                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.394558                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000095                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.264585                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.394020                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.348371                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.253333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126255                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000186                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.354863                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.388909                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000098                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.233645                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.389942                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000122                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.225000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.391270                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000118                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.298067                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.397334                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000053                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.itb.walker     0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.525826                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.394558                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000095                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.264585                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.394020                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.348371                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.253333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126255                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       129051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127198.744770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 132636.907616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       121750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst       128106                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 132713.981255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 127640.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 129461.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 132713.495580                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 125161.290323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124769.624573                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 132735.762688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 110642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 132033.398821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 132578.164957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       123240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 126408.385093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 132602.482715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       166500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 131312.949640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 126562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 132626.024127                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  9357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  7277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7017.857143                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        43500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        14100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        16550                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 134492.063492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 132946.623596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 135009.569378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 136705.202312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 135244.966443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 132578.534031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 125999.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134411.413699                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       129051                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127198.744770                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 132644.143700                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       121750                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst       128106                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 132714.833968                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 127640.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 129461.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 132723.387554                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 125161.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124769.624573                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 132749.800446                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 110642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 132033.398821                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 132586.340281                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       123240                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 126408.385093                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 132602.388905                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       166500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 131312.949640                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 126473.657895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132632.667194                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       129051                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127198.744770                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 132644.143700                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       121750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst       128106                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 132714.833968                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 127640.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 129461.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 132723.387554                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 125161.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124769.624573                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 132749.800446                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 110642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 132033.398821                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 132586.340281                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       123240                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 126408.385093                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 132602.388905                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       166500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 131312.949640                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 126473.657895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132632.667194                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8093                       # number of writebacks
system.l2.writebacks::total                      8093                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          115                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           90                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           90                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          102                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          101                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          103                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                873                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 873                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                873                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        48213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        48353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        48257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        48704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        48418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        48521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           292324                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1095                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        48402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        48531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        48466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        48877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        48567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        48712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            293419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        48402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        48531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        48466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        48877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        48567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        48712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           293419                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      5763999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     44087500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5865309983                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2633000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     19561000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5885764483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3489500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     22233000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5874848477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      3419500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     22668500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5929554488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1333500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     50598000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5887188483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      2581000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     26239500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5901178983                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       311000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     16653000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3698000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  35569227896                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       236000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       192000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       381000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       500500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1581500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       172500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       229000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       277000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1112000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     23340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     21706499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     25918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     21747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     18512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     23221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       689999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    135135498                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      5763999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     44087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5888649983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     19561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5907470982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     22233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5900766477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      3419500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     22668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5951301488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     50598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5905700983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      2581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     26239500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5924400483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     16653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4387999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35704363394                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      5763999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     44087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5888649983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     19561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5907470982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     22233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5900766477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      3419500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     22668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5951301488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     50598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5905700983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      2581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     26239500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5924400483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     16653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4387999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35704363394                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data        80000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       146500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       125500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       121500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       139000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       124000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        80000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       816500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data        60000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        70500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       330500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       140000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       186500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       165500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       161500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       179000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       164000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       150500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      1147000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.269488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.388345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.149533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.389610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.150000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.390666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.194303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.397156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.itb.walker     0.058824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.421488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.394431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.179951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.393293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.345865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.244275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125553                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.378378                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.088235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.137931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.033333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.083333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.055556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.114943                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.427602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.411085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.453362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.355967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.344907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.503958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.315789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.412896                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.269488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.388484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.149533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.389685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.150000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.390899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.194303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.396993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.itb.walker     0.058824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.421488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.394257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.179951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.393632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.345865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.253333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.269488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.388484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.149533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.389685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.150000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.390899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.194303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.396993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.itb.walker     0.058824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.421488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.394257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.179951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.393632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.345865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.253333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125880                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 120083.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121453.168044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 121654.117831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114478.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 122256.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 121724.908134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 120327.586207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 123516.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 121740.855772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 117913.793103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 118683.246073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 121746.765933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       111125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 124014.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 121590.905923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 112217.391304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119815.068493                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 121621.132767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       155500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120673.913043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 115562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 121677.412378                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        59000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        64000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 56482.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        57500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        57250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        55400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        55600                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 123492.063492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 121946.623596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 124009.569378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 125705.202312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 124244.966443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 121578.534031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 114999.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123411.413699                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 120083.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121453.168044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 121661.294637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114478.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 122256.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 121725.721333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 120327.586207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 123516.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 121750.639149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 117913.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 118683.246073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 121760.776807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       111125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 124014.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 121599.048387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 112217.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119815.068493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 121620.965737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       155500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120673.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115473.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121683.883436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 120083.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121453.168044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 121661.294637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114478.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 122256.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 121725.721333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 120327.586207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 123516.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 121750.639149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 117913.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 118683.246073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 121760.776807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       111125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 124014.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 121599.048387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 112217.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119815.068493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 121620.965737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       155500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120673.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115473.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 121683.883436                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4668                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        73349                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        73349    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         73349                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2024                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2024                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     792174177.215190                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    787178438.026793                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    85780232.071771                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08            0      0.00%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            4      0.17%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.13%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            1      0.04%      0.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           19      0.80%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          147      6.20%      7.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          347     14.64%     22.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          837     35.32%     57.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08          703     29.66%     87.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08          212      8.95%     95.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09           77      3.25%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09           15      0.63%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.17%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        791937693.101656      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  18777344                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    21862616.033755                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   38042583.878760                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         1958     82.62%     82.62% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          266     11.22%     93.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           69      2.91%     96.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           38      1.60%     98.35% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            7      0.30%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            5      0.21%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.42%     99.28% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.17%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            5      0.21%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            5      0.21%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.04%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       21852811.774363      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 518144                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           73349                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       101046.514608                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99512.129310                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      21608.729729                       # Read request-response latency
system.Lmon0.readLatencyHist::0-65535              72      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-131071        68006     92.72%     92.81% # Read request-response latency
system.Lmon0.readLatencyHist::131072-196607         4391      5.99%     98.80% # Read request-response latency
system.Lmon0.readLatencyHist::196608-262143          848      1.16%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-327679           25      0.03%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-393215            1      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::393216-458751            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             73349                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               73349                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           325416.133826                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          612010.550176                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               4      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               9      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               8      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               7      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              20      0.03%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              22      0.03%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              26      0.04%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              36      0.05%      0.19% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              37      0.05%      0.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              54      0.07%      0.31% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              51      0.07%      0.38% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              92      0.13%      0.50% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              77      0.10%      0.61% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              92      0.13%      0.73% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             115      0.16%      0.89% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            133      0.18%      1.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             72562     98.93%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         159242000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 73349                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2024                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         11782258.399209                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        14614756.219565                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             2      0.10%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.05%      0.20% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.05%      0.25% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            2      0.10%      0.35% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2017     99.65%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       172241000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2024                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 75373                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             316638.915792                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            592079.987569                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 4      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 9      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 8      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 8      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                20      0.03%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                24      0.03%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                28      0.04%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                40      0.05%      0.19% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                44      0.06%      0.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                60      0.08%      0.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                59      0.08%      0.41% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               105      0.14%      0.55% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                84      0.11%      0.66% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               110      0.15%      0.81% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               147      0.20%      1.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              165      0.22%      1.22% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               74454     98.78%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           156319000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   75373                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.321519                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.468061                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             1609     67.89%     67.89% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              760     32.07%     99.96% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                1      0.04%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         2370                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            2370    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              2370                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            30.944304                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           30.750177                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.344233                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     1      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                    0      0.00%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   4      0.17%      0.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   3      0.13%      0.34% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                  19      0.80%      1.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 297     12.53%     13.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                1042     43.97%     57.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                 825     34.81%     92.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                 158      6.67%     99.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                  20      0.84%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                2370                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             2370                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.854008                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.486038                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1207     50.93%     50.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    751     31.69%     82.62% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    266     11.22%     93.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     69      2.91%     96.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     23      0.97%     97.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     15      0.63%     98.35% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      7      0.30%     98.65% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      5      0.21%     98.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      5      0.21%     99.07% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.21%     99.28% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     4      0.17%     99.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     5      0.21%     99.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     4      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               2370                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        73341                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        73341    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         73341                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2027                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2027    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2027                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     792087763.713080                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    787106005.339720                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    85209253.974647                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.04%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            3      0.13%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.08%      0.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            3      0.13%      0.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           16      0.68%      1.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          138      5.82%      6.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          348     14.68%     21.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          864     36.46%     58.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08          683     28.82%     86.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08          221      9.32%     96.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09           71      3.00%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09           14      0.59%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            5      0.21%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        791851318.351560      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  18775296                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    21895021.097046                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   37248471.040713                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         1960     82.70%     82.70% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          267     11.27%     93.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           66      2.78%     96.75% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           37      1.56%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            5      0.21%     98.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            8      0.34%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.51%     99.37% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.25%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.04%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            7      0.30%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       21885202.305649      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 518912                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           73341                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101057.280375                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99517.021037                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      21639.313054                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           77      0.10%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        63834     87.04%     87.14% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         4093      5.58%     92.72% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2961      4.04%     96.76% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1525      2.08%     98.84% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          647      0.88%     99.72% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          153      0.21%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           24      0.03%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           14      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            3      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            3      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             73341                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               73341                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           323289.578817                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          174673.705542                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    7      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               6      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              11      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               9      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              21      0.03%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              14      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              21      0.03%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              32      0.04%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              43      0.06%      0.23% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              56      0.08%      0.31% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              67      0.09%      0.40% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              73      0.10%      0.50% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              92      0.13%      0.62% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              84      0.11%      0.74% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             119      0.16%      0.90% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            133      0.18%      1.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             72549     98.92%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value           4380000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 73341                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2027                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         12059901.332018                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        22491039.644233                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            3      0.15%      0.25% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2022     99.75%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           33000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       767344000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2027                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 75368                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             314594.801507                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            167525.704076                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      7      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 8      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                13      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                11      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                22      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                16      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                21      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                37      0.05%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                50      0.07%      0.25% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                60      0.08%      0.33% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                77      0.10%      0.43% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                93      0.12%      0.56% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               102      0.14%      0.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               112      0.15%      0.84% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               160      0.21%      1.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              153      0.20%      1.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               74422     98.74%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             4380000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   75368                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.316878                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.466264                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             1620     68.35%     68.35% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              749     31.60%     99.96% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.04%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         2370                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            2370    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              2370                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            30.940928                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           30.744646                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.342786                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     1      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                    1      0.04%      0.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   3      0.13%      0.21% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   4      0.17%      0.38% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                  16      0.68%      1.05% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 284     11.98%     13.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                1054     44.47%     57.51% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                 835     35.23%     92.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                 155      6.54%     99.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                  16      0.68%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                2370                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             2370                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.855274                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.455018                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1200     50.63%     50.63% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                    760     32.07%     82.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    267     11.27%     93.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     66      2.78%     96.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     12      0.51%     97.26% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     25      1.05%     98.31% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      5      0.21%     98.52% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      8      0.34%     98.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      7      0.30%     99.16% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      5      0.21%     99.37% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     6      0.25%     99.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.04%     99.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     3      0.13%     99.79% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     4      0.17%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               2370                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        73354                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        73354    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         73354                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2022                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2022    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2022                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     792217383.966245                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    787355910.693167                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    84993662.127532                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            2      0.08%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            2      0.08%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.13%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.08%      0.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           17      0.72%      1.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          133      5.61%      6.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          359     15.15%     21.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          853     35.99%     57.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08          682     28.78%     86.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08          219      9.24%     95.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09           78      3.29%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09           15      0.63%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.17%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        791991677.320466      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  18778624                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    21841012.658228                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   37187305.744786                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         1969     83.08%     83.08% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          262     11.05%     94.14% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           65      2.74%     96.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           29      1.22%     98.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            5      0.21%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.55%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.63%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.21%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.08%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.04%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       21831218.086839      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 517632                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           73354                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       101103.312703                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99549.187737                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      21808.170794                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           70      0.10%      0.10% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        63837     87.03%     87.12% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         4116      5.61%     92.73% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2885      3.93%     96.67% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1569      2.14%     98.80% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          680      0.93%     99.73% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          157      0.21%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           19      0.03%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           10      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             73354                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               73354                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           325381.996892                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          608266.055011                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    4      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               7      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               9      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              14      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              20      0.03%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              24      0.03%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              29      0.04%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              35      0.05%      0.21% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              50      0.07%      0.28% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              62      0.08%      0.36% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              66      0.09%      0.45% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              79      0.11%      0.56% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             103      0.14%      0.70% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             116      0.16%      0.86% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            127      0.17%      1.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             72598     98.97%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         158251000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 73354                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2022                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         11703405.044510                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        14748430.865223                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             2      0.10%      0.25% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            2      0.10%      0.35% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2015     99.65%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           73000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       134463000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2022                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 75376                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             314562.407132                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            166339.378645                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      4      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 8      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 9      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                14      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                21      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                27      0.04%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                33      0.04%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                43      0.06%      0.23% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                56      0.07%      0.30% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                69      0.09%      0.39% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                93      0.12%      0.51% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                82      0.11%      0.62% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               119      0.16%      0.78% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               159      0.21%      0.99% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              148      0.20%      1.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               74480     98.81%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             4534000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   75376                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.303376                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.462559                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             1654     69.79%     69.79% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              713     30.08%     99.87% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                3      0.13%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         2370                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            2370    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              2370                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            30.945992                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           30.754584                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.333261                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    1      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   4      0.17%      0.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   4      0.17%      0.38% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                  19      0.80%      1.18% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 280     11.81%     13.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                1047     44.18%     57.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                 831     35.06%     92.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                 166      7.00%     99.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                  17      0.72%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                2370                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             2370                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.853165                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.452629                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1190     50.21%     50.21% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                    779     32.87%     83.08% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    262     11.05%     94.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     65      2.74%     96.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     14      0.59%     97.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     15      0.63%     98.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      5      0.21%     98.31% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     13      0.55%     98.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      8      0.34%     99.20% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      7      0.30%     99.49% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     5      0.21%     99.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     2      0.08%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               2370                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        73347                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        73347    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         73347                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2021                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.873825                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.298555                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.672272                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2020     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2021                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     792184978.902954                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    787099338.701650                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    86229121.845842                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.04%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            1      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            2      0.08%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.13%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            1      0.04%      0.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           19      0.80%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          138      5.82%      7.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          333     14.05%     21.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          877     37.00%     58.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08          682     28.78%     86.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08          211      8.90%     95.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09           75      3.16%     98.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09           22      0.93%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.17%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        791916099.414132      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  18776832                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    21797805.907173                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   35988201.648746                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         1194     50.38%     50.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07          757     31.94%     82.32% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     82.32% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          277     11.69%     94.01% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           68      2.87%     96.88% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     96.88% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           19      0.80%     97.68% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           12      0.51%     98.19% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.19% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            8      0.34%     98.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            8      0.34%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            9      0.38%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.21%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            5      0.21%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            3      0.13%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.08%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            3      0.13%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           2370                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       21809666.574486      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 517121                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           73347                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       101072.927318                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99511.834581                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      21882.729831                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           82      0.11%      0.11% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        63908     87.13%     87.24% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         4056      5.53%     92.77% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2855      3.89%     96.67% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1586      2.16%     98.83% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          641      0.87%     99.70% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          168      0.23%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           23      0.03%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           13      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            2      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            5      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             73347                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               73347                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           325377.343313                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          613294.733526                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    5      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               8      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              13      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              19      0.03%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              19      0.03%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              43      0.06%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              39      0.05%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              55      0.07%      0.29% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              50      0.07%      0.36% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              78      0.11%      0.46% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              89      0.12%      0.59% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              97      0.13%      0.72% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             104      0.14%      0.86% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            126      0.17%      1.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             72590     98.97%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         159606000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 73347                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2021                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         11856379.515092                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        15882371.023923                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            2      0.10%      0.20% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2017     99.80%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           62000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       251805000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2021                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 75368                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             316678.457701                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            596130.895418                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      5      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 9      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                15      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                20      0.03%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                21      0.03%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                45      0.06%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                47      0.06%      0.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                59      0.08%      0.31% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                61      0.08%      0.39% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                92      0.12%      0.51% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                96      0.13%      0.64% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               124      0.16%      0.80% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               142      0.19%      0.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              151      0.20%      1.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               74469     98.81%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           157484000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   75368                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.300000                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.459274                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             1660     70.04%     70.04% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              709     29.92%     99.96% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.04%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         2370                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            2370    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              2370                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            30.944726                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           30.745545                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.374585                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     1      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    1      0.04%      0.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   3      0.13%      0.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   3      0.13%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                  21      0.89%      1.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 282     11.90%     13.12% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                1059     44.68%     57.81% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                 818     34.51%     92.32% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                 160      6.75%     99.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                  21      0.89%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                2370                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             2370                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.851477                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.405789                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1194     50.38%     50.38% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                    757     31.94%     82.32% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    277     11.69%     94.01% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     68      2.87%     96.88% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     19      0.80%     97.68% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     12      0.51%     98.19% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      8      0.34%     98.52% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      8      0.34%     98.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      9      0.38%     99.24% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      5      0.21%     99.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     5      0.21%     99.66% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     3      0.13%     99.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     2      0.08%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     3      0.13%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               2370                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       293397                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       293397    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         293397                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8094                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.968495                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.824675                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.834383                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8093     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8094                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      3168664303.797468                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     3150033150.192468                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     330200097.872354                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            1      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09            1      0.04%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09            1      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09            2      0.08%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            3      0.13%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            1      0.04%      0.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           15      0.63%      1.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          101      4.26%      5.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          461     19.45%     24.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          747     31.52%     56.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09          675     28.48%     84.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09          279     11.77%     96.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09           67      2.83%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09           14      0.59%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            2      0.08%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             2370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         3167696788.187815      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   75108096                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          2370                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     87396455.696203                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    124340498.017019                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         1203     50.76%     50.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          931     39.28%     90.04% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08          126      5.32%     95.36% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           33      1.39%     96.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08            9      0.38%     97.13% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           10      0.42%     97.55% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            9      0.38%     97.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            2      0.08%     98.02% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            4      0.17%     98.19% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            8      0.34%     98.52% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.04%     98.57% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            7      0.30%     98.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08           10      0.42%     99.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            5      0.21%     99.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            5      0.21%     99.70% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.70% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            3      0.13%     99.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            3      0.13%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            1      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            2370                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        87378898.741337      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2071809                       # Number of bytes written
system.Hmon.readLatencyHist::samples           293391                       # Read request-response latency
system.Hmon.readLatencyHist::mean        111652.548988                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       109999.590905                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       23127.409321                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              297      0.10%      0.10% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       266137     90.71%     90.81% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        21970      7.49%     98.30% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         4556      1.55%     99.85% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          367      0.13%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215           32      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           15      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287            9      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             293391                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               293397                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            80813.989236                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           75604.579184                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 14247      4.86%      4.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             13267      4.52%      9.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            13800      4.70%     14.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            18083      6.16%     20.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            13783      4.70%     24.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            14348      4.89%     29.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            10875      3.71%     33.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            10093      3.44%     36.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             9406      3.21%     40.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             8989      3.06%     43.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             8764      2.99%     46.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             8472      2.89%     49.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             8989      3.06%     52.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             7943      2.71%     54.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7814      2.66%     57.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             7336      2.50%     60.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6545      2.23%     62.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             6312      2.15%     64.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6081      2.07%     66.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5754      1.96%     68.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              92496     31.53%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            3366000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 293397                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8094                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2929408.574253                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3689479.162250                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            159      1.96%      1.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             32      0.40%      2.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             33      0.41%      2.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             50      0.62%      3.39% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             24      0.30%      3.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             23      0.28%      3.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             24      0.30%      4.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             26      0.32%      4.58% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             20      0.25%      4.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             18      0.22%      5.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             27      0.33%      5.39% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             31      0.38%      5.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             38      0.47%      6.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             19      0.23%      6.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             23      0.28%      6.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             38      0.47%      7.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            25      0.31%      7.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             7484     92.46%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         41640500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8094                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 301491                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              78644.579772                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             74196.041960                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   14719      4.88%      4.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               13640      4.52%      9.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              14184      4.70%     14.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              20045      6.65%     20.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              14349      4.76%     25.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              15037      4.99%     30.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              11391      3.78%     34.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              10582      3.51%     37.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               9871      3.27%     41.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               9391      3.11%     44.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               9171      3.04%     47.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               8933      2.96%     50.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               9315      3.09%     53.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8271      2.74%     56.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8186      2.72%     58.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               7860      2.61%     61.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6683      2.22%     63.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6532      2.17%     65.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6863      2.28%     68.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5831      1.93%     69.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                90637     30.06%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              3366000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   301491                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         2370                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.367511                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.081113                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               562     23.71%     23.71% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               824     34.77%     58.48% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               625     26.37%     84.85% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               276     11.65%     96.50% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                77      3.25%     99.75% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 5      0.21%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.04%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          2370                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         2370                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             2370    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         2370                       # Outstanding write transactions
system.Hmon.readTransHist::samples               2370                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            123.778481                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           123.049857                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.923627                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    1      0.04%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                    1      0.04%      0.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    3      0.13%      0.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    4      0.17%      0.38% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   16      0.68%      1.05% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 332     14.01%     15.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127               1135     47.89%     62.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                749     31.60%     94.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                115      4.85%     99.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                 14      0.59%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 2370                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              2370                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.413924                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.857051                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  1646     69.45%     69.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   614     25.91%     95.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   37      1.56%     96.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  15      0.63%     97.55% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  10      0.42%     97.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   5      0.21%     98.19% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   8      0.34%     98.52% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   8      0.34%     98.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                  11      0.46%     99.32% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   9      0.38%     99.70% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.04%     99.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   5      0.21%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.04%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                2370                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2902339                       # DTB read hits
system.cpu0.dtb.read_misses                    131645                       # DTB read misses
system.cpu0.dtb.write_hits                    1138479                       # DTB write hits
system.cpu0.dtb.write_misses                       32                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 3033984                       # DTB read accesses
system.cpu0.dtb.write_accesses                1138511                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          4040818                       # DTB hits
system.cpu0.dtb.misses                         131677                       # DTB misses
system.cpu0.dtb.accesses                      4172495                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     8019726                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 8019726                       # ITB inst accesses
system.cpu0.itb.hits                          8019726                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                      8019726                       # DTB accesses
system.cpu0.numCycles                        47394991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    7996253                       # Number of instructions committed
system.cpu0.committedOps                      8039581                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              6608841                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      20052                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       670189                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     6608841                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           11853617                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           4295810                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            32462648                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            4123338                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      4041761                       # number of memory refs
system.cpu0.num_load_insts                    2902632                       # Number of load instructions
system.cpu0.num_store_insts                   1139129                       # Number of store instructions
system.cpu0.num_idle_cycles              34353.984717                       # Number of idle cycles
system.cpu0.num_busy_cycles              47360637.015283                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999275                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000725                       # Percentage of idle cycles
system.cpu0.Branches                          1073694                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3998706     49.73%     49.73% # Class of executed instruction
system.cpu0.op_class::IntMult                     219      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                12      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::MemRead                 2902632     36.10%     85.83% # Class of executed instruction
system.cpu0.op_class::MemWrite                1139129     14.17%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   8040699                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1347                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8280144                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1347                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6147.100223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16040799                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16040799                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst      8018379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8018379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst      8018379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8018379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst      8018379                       # number of overall hits
system.cpu0.icache.overall_hits::total        8018379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1347                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1347                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1347                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1347                       # number of overall misses
system.cpu0.icache.overall_misses::total         1347                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     76069690                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     76069690                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     76069690                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     76069690                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     76069690                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     76069690                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst      8019726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8019726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst      8019726                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8019726                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst      8019726                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8019726                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 56473.414996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56473.414996                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 56473.414996                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56473.414996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 56473.414996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56473.414996                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1347                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1347                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     73247310                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     73247310                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     73247310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     73247310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     73247310                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     73247310                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000168                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 54378.106904                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54378.106904                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 54378.106904                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54378.106904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 54378.106904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54378.106904                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               161                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           128948                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.762692                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6000157                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           128948                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.531602                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.762692                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.999073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8210818                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8210818                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2771932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2771932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1136172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1136172                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           99                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           99                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         1525                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1525                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1607                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      3908104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3908104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      3908203                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3908203                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       128488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       128488                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          548                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           40                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          251                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       129036                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        129036                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       129076                       # number of overall misses
system.cpu0.dcache.overall_misses::total       129076                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7635572186                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7635572186                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     31278996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     31278996                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      7016996                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7016996                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      3812999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3812999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   7666851182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7666851182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   7666851182                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7666851182                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      2900420                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2900420                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1136720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1136720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      4037140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4037140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      4037279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4037279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.044300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044300                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000482                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.287770                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.287770                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.141329                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.141329                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.084852                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084852                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.031962                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.031962                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.031971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.031971                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 59426.344764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59426.344764                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 57078.459854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57078.459854                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 27956.159363                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27956.159363                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 25590.597315                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25590.597315                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 59416.373586                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59416.373586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 59397.960752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59397.960752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5905                       # number of writebacks
system.cpu0.dcache.writebacks::total             5905                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       128488                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       128488                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          548                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           40                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          216                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       129036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       129036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       129076                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       129076                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7377597508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7377597508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     30181000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     30181000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2234500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2234500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      4643502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4643502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      3514001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3514001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   7407778508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7407778508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   7410013008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7410013008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       348500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       348500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       476500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       476500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.044300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.287770                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.287770                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.121622                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.121622                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.084852                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.084852                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.031962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.031971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 57418.572225                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57418.572225                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 55074.817518                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55074.817518                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 55862.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 55862.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 21497.694444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21497.694444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 23583.899329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23583.899329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 57408.618587                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57408.618587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 57408.139453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57408.139453                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7428                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2907573                       # DTB read hits
system.cpu1.dtb.read_misses                    132454                       # DTB read misses
system.cpu1.dtb.write_hits                    1138483                       # DTB write hits
system.cpu1.dtb.write_misses                       31                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 3040027                       # DTB read accesses
system.cpu1.dtb.write_accesses                1138514                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          4046056                       # DTB hits
system.cpu1.dtb.misses                         132485                       # DTB misses
system.cpu1.dtb.accesses                      4178541                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     8030334                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 8030334                       # ITB inst accesses
system.cpu1.itb.hits                          8030334                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                      8030334                       # DTB accesses
system.cpu1.numCycles                        47385425                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    8006420                       # Number of instructions committed
system.cpu1.committedOps                      8047933                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              6617476                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      19686                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       670454                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     6617476                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           11867954                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4304439                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            32503205                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            4131718                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      4046814                       # number of memory refs
system.cpu1.num_load_insts                    2907741                       # Number of load instructions
system.cpu1.num_store_insts                   1139073                       # Number of store instructions
system.cpu1.num_idle_cycles              42411.944798                       # Number of idle cycles
system.cpu1.num_busy_cycles              47343013.055202                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999105                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000895                       # Percentage of idle cycles
system.cpu1.Branches                          1073184                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  4001788     49.72%     49.72% # Class of executed instruction
system.cpu1.op_class::IntMult                     202      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.72% # Class of executed instruction
system.cpu1.op_class::MemRead                 2907741     36.13%     85.85% # Class of executed instruction
system.cpu1.op_class::MemWrite                1139073     14.15%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   8048806                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1070                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8275632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7734.235514                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16061738                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16061738                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst      8029264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8029264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst      8029264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8029264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst      8029264                       # number of overall hits
system.cpu1.icache.overall_hits::total        8029264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1070                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1070                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1070                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1070                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1070                       # number of overall misses
system.cpu1.icache.overall_misses::total         1070                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     45436733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45436733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     45436733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45436733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     45436733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45436733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst      8030334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8030334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst      8030334                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8030334                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst      8030334                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8030334                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 42464.236449                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42464.236449                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 42464.236449                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42464.236449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 42464.236449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42464.236449                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1070                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1070                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1070                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1070                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1070                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1070                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     43191267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43191267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     43191267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43191267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     43191267                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43191267                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000133                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000133                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000133                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000133                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 40365.670093                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40365.670093                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 40365.670093                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40365.670093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 40365.670093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40365.670093                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               127                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           128750                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.687470                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2845588                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           128750                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.101654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.687470                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.998779                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998779                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8221112                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8221112                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2777415                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2777415                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1136192                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1136192                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           63                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           63                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1480                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1480                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      3913607                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3913607                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      3913670                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3913670                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       128297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       128297                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          534                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           36                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          276                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          276                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          135                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       128831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        128831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       128867                       # number of overall misses
system.cpu1.dcache.overall_misses::total       128867                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7649984844                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7649984844                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     29143999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29143999                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      6902998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6902998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      3383998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3383998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   7679128843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7679128843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   7679128843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7679128843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      2905712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2905712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1136726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1136726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           99                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           99                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      4042438                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4042438                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      4042537                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4042537                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.044153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044153                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.363636                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.363636                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.157175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.157175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.076967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.076967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.031870                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031870                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.031878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031878                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 59627.152965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59627.152965                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 54576.777154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54576.777154                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 25010.862319                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25010.862319                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 25066.651852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25066.651852                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 59606.219334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59606.219334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 59589.567872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59589.567872                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6009                       # number of writebacks
system.cpu1.dcache.writebacks::total             6009                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       128297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       128297                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          534                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          534                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           36                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       128831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       128831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       128867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       128867                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7392513898                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7392513898                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     28075001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     28075001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1556501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1556501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      4866499                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4866499                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      3112002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3112002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   7420588899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7420588899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   7422145400                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7422145400                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       220498                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       220498                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       318500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       318500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       538998                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       538998                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.044153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.363636                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.137813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.137813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.076967                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.076967                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.031870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.031870                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.031878                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.031878                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 57620.317685                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57620.317685                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 52574.908240                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52574.908240                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 43236.138889                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 43236.138889                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 20109.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20109.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 23051.866667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23051.866667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 57599.404639                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57599.404639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 57595.392148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57595.392148                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7215                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2911293                       # DTB read hits
system.cpu2.dtb.read_misses                    130952                       # DTB read misses
system.cpu2.dtb.write_hits                    1142685                       # DTB write hits
system.cpu2.dtb.write_misses                       36                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 3042245                       # DTB read accesses
system.cpu2.dtb.write_accesses                1142721                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          4053978                       # DTB hits
system.cpu2.dtb.misses                         130988                       # DTB misses
system.cpu2.dtb.accesses                      4184966                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     8042648                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 8042648                       # ITB inst accesses
system.cpu2.itb.hits                          8042648                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                      8042648                       # DTB accesses
system.cpu2.numCycles                        47353570                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    8018007                       # Number of instructions committed
system.cpu2.committedOps                      8063002                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              6631776                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      20111                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       671964                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     6631776                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           11897328                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4314184                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            32558982                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            4139683                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      4054810                       # number of memory refs
system.cpu2.num_load_insts                    2911481                       # Number of load instructions
system.cpu2.num_store_insts                   1143329                       # Number of store instructions
system.cpu2.num_idle_cycles              67600.367459                       # Number of idle cycles
system.cpu2.num_busy_cycles              47285969.632541                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.998572                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.001428                       # Percentage of idle cycles
system.cpu2.Branches                          1074367                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4008955     49.71%     49.71% # Class of executed instruction
system.cpu2.op_class::IntMult                     205      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.72% # Class of executed instruction
system.cpu2.op_class::MemRead                 2911481     36.10%     85.82% # Class of executed instruction
system.cpu2.op_class::MemWrite                1143329     14.18%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   8063973                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1200                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8261316                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1200                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6884.430000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         16086496                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        16086496                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst      8041448                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8041448                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst      8041448                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8041448                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst      8041448                       # number of overall hits
system.cpu2.icache.overall_hits::total        8041448                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1200                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1200                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1200                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1200                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1200                       # number of overall misses
system.cpu2.icache.overall_misses::total         1200                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     49678768                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49678768                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     49678768                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49678768                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     49678768                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49678768                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst      8042648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8042648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst      8042648                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8042648                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst      8042648                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8042648                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000149                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000149                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 41398.973333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41398.973333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 41398.973333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41398.973333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 41398.973333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41398.973333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1200                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1200                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     47175232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     47175232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     47175232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     47175232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     47175232                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     47175232                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 39312.693333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39312.693333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 39312.693333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39312.693333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 39312.693333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39312.693333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               119                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           128153                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.711411                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4328756                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           128153                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.778031                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.711411                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.998873                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998873                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8236347                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8236347                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2781628                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2781628                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1140289                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1140289                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           79                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           79                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1697                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      3921917                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3921917                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      3921996                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3921996                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       127699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127699                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          555                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          555                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           39                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          140                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       128254                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128254                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       128293                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128293                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7637257244                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7637257244                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     33497485                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     33497485                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      4719995                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4719995                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      3403500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3403500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   7670754729                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7670754729                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   7670754729                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7670754729                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      2909327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2909327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1140844                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1140844                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          118                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          118                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      4050171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4050171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      4050289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4050289                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.043893                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043893                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000486                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000486                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.330508                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.330508                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.127036                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.127036                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.076211                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.076211                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.031666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031666                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.031675                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031675                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 59806.711439                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59806.711439                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 60355.828829                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60355.828829                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 20170.918803                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20170.918803                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 24310.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 24310.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 59809.087662                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59809.087662                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 59790.906199                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59790.906199                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5940                       # number of writebacks
system.cpu2.dcache.writebacks::total             5940                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       127699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       127699                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          555                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           39                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          199                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          199                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          140                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       128254                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       128254                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       128293                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       128293                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7380912458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7380912458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     32379507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     32379507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1999000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1999000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      2575997                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2575997                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      3123500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3123500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   7413291965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7413291965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   7415290965                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7415290965                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       218497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       218497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       316500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       316500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       534997                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       534997                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.043893                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043893                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.330508                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.330508                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.108035                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.108035                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.076211                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.076211                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.031666                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.031666                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.031675                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.031675                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 57799.297238                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 57799.297238                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 58341.454054                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58341.454054                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 51256.410256                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 51256.410256                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 12944.708543                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12944.708543                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 22310.714286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 22310.714286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 57801.643341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 57801.643341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 57799.653644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57799.653644                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7485                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2901312                       # DTB read hits
system.cpu3.dtb.read_misses                    131411                       # DTB read misses
system.cpu3.dtb.write_hits                    1136286                       # DTB write hits
system.cpu3.dtb.write_misses                       30                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 3032723                       # DTB read accesses
system.cpu3.dtb.write_accesses                1136316                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          4037598                       # DTB hits
system.cpu3.dtb.misses                         131441                       # DTB misses
system.cpu3.dtb.accesses                      4169039                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     8010476                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 8010476                       # ITB inst accesses
system.cpu3.itb.hits                          8010476                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                      8010476                       # DTB accesses
system.cpu3.numCycles                        47308939                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    7986505                       # Number of instructions committed
system.cpu3.committedOps                      8027625                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              6602037                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      19588                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       668486                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     6602037                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           11842370                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           4295363                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            32422945                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4122905                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      4038311                       # number of memory refs
system.cpu3.num_load_insts                    2901459                       # Number of load instructions
system.cpu3.num_store_insts                   1136852                       # Number of store instructions
system.cpu3.num_idle_cycles              112061.936057                       # Number of idle cycles
system.cpu3.num_busy_cycles              47196877.063943                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.997631                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.002369                       # Percentage of idle cycles
system.cpu3.Branches                          1069127                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3989936     49.70%     49.70% # Class of executed instruction
system.cpu3.op_class::IntMult                     198      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.70% # Class of executed instruction
system.cpu3.op_class::MemRead                 2901459     36.14%     85.84% # Class of executed instruction
system.cpu3.op_class::MemWrite                1136852     14.16%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   8028447                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              983                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8208845                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              983                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          8350.808749                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16021935                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16021935                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst      8009493                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8009493                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst      8009493                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8009493                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst      8009493                       # number of overall hits
system.cpu3.icache.overall_hits::total        8009493                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          983                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          983                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          983                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           983                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          983                       # number of overall misses
system.cpu3.icache.overall_misses::total          983                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     48133736                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48133736                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     48133736                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48133736                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     48133736                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48133736                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst      8010476                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8010476                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst      8010476                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8010476                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst      8010476                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8010476                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000123                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000123                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 48966.160732                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48966.160732                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 48966.160732                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48966.160732                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 48966.160732                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48966.160732                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          983                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          983                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          983                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          983                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     46054264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     46054264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     46054264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     46054264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     46054264                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     46054264                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 46850.726348                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46850.726348                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 46850.726348                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46850.726348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 46850.726348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46850.726348                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               101                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           127232                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.662790                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4023331                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           127232                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            31.622005                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.662790                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.998683                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998683                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          8202662                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         8202662                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2772720                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2772720                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1133959                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1133959                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           56                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1521                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1643                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      3906679                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3906679                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      3906735                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3906735                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       126747                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       126747                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          574                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           30                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          107                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       127321                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127321                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       127351                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127351                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   7674340420                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7674340420                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     29736493                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     29736493                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      5873996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5873996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      2994000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2994000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   7704076913                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7704076913                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   7704076913                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7704076913                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      2899467                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2899467                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1134533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1134533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      4034000                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4034000                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      4034086                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4034086                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.043714                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.043714                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000506                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000506                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.348837                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.348837                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.132345                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.132345                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.061143                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.061143                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.031562                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031562                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.031569                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031569                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 60548.497558                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60548.497558                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 51805.736934                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51805.736934                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 25318.948276                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25318.948276                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27981.308411                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27981.308411                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 60509.082657                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60509.082657                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 60494.828568                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60494.828568                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5927                       # number of writebacks
system.cpu3.dcache.writebacks::total             5927                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           28                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       126747                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       126747                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          574                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          574                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           30                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          204                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          204                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          107                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       127321                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       127321                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       127351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       127351                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   7419959408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7419959408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     28582505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     28582505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1764000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1764000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      3704000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3704000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      2780000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2780000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   7448541913                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7448541913                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   7450305913                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7450305913                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       194496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       194496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       318500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       318500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       512996                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       512996                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.043714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.348837                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.348837                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.116372                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.116372                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.061143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.061143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.031562                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.031562                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.031569                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.031569                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 58541.499270                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58541.499270                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 49795.304878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49795.304878                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data        58800                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        58800                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 18156.862745                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18156.862745                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25981.308411                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25981.308411                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 58502.068889                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58502.068889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 58502.139072                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58502.139072                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7233                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     2876573                       # DTB read hits
system.cpu4.dtb.read_misses                    132069                       # DTB read misses
system.cpu4.dtb.write_hits                    1124693                       # DTB write hits
system.cpu4.dtb.write_misses                       25                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 3008642                       # DTB read accesses
system.cpu4.dtb.write_accesses                1124718                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          4001266                       # DTB hits
system.cpu4.dtb.misses                         132094                       # DTB misses
system.cpu4.dtb.accesses                      4133360                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     7944906                       # ITB inst hits
system.cpu4.itb.inst_misses                         9                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 7944915                       # ITB inst accesses
system.cpu4.itb.hits                          7944906                       # DTB hits
system.cpu4.itb.misses                              9                       # DTB misses
system.cpu4.itb.accesses                      7944915                       # DTB accesses
system.cpu4.numCycles                        47106268                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    7923394                       # Number of instructions committed
system.cpu4.committedOps                      7962057                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              6544482                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                      19249                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       664058                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     6544482                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           11731058                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           4254233                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            32154375                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            4088626                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      4002211                       # number of memory refs
system.cpu4.num_load_insts                    2876742                       # Number of load instructions
system.cpu4.num_store_insts                   1125469                       # Number of store instructions
system.cpu4.num_idle_cycles              315093.989277                       # Number of idle cycles
system.cpu4.num_busy_cycles              46791174.010723                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.993311                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.006689                       # Percentage of idle cycles
system.cpu4.Branches                          1063092                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3960706     49.74%     49.74% # Class of executed instruction
system.cpu4.op_class::IntMult                     185      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.74% # Class of executed instruction
system.cpu4.op_class::MemRead                 2876742     36.13%     85.87% # Class of executed instruction
system.cpu4.op_class::MemWrite                1125469     14.13%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   7963104                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              968                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8095765                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              968                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          8363.393595                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         15890780                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        15890780                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst      7943938                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7943938                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst      7943938                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7943938                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst      7943938                       # number of overall hits
system.cpu4.icache.overall_hits::total        7943938                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          968                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          968                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          968                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           968                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          968                       # number of overall misses
system.cpu4.icache.overall_misses::total          968                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     76238765                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     76238765                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     76238765                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     76238765                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     76238765                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     76238765                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst      7944906                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7944906                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst      7944906                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7944906                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst      7944906                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7944906                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000122                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000122                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 78759.054752                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 78759.054752                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 78759.054752                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 78759.054752                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 78759.054752                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 78759.054752                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          968                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          968                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          968                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     74191235                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     74191235                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     74191235                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     74191235                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     74191235                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     74191235                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 76643.837810                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 76643.837810                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 76643.837810                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 76643.837810                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 76643.837810                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 76643.837810                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               119                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           127425                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          255.679945                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2807305                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           127425                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            22.031038                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   255.679945                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.998750                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998750                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          8130160                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         8130160                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2748032                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2748032                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1122728                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1122728                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           57                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1253                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1253                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1359                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1359                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      3870760                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3870760                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      3870817                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3870817                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       126992                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       126992                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          502                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           24                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          209                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          100                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       127494                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        127494                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       127518                       # number of overall misses
system.cpu4.dcache.overall_misses::total       127518                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   7634877774                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7634877774                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     25832992                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     25832992                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      6806498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      6806498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      2365999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2365999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   7660710766                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7660710766                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   7660710766                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7660710766                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      2875024                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2875024                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1123230                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1123230                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1459                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1459                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      3998254                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3998254                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      3998335                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3998335                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.044171                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.044171                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000447                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000447                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.296296                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.296296                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.142955                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142955                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.068540                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.068540                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.031887                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.031887                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.031893                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031893                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 60120.934972                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 60120.934972                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 51460.143426                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 51460.143426                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 32566.976077                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 32566.976077                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 23659.990000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23659.990000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 60086.833624                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 60086.833624                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 60075.524757                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 60075.524757                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         5578                       # number of writebacks
system.cpu4.dcache.writebacks::total             5578                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           22                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       126992                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       126992                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          502                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          502                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           24                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          187                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          187                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          100                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       127494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       127494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       127518                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       127518                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7379934030                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7379934030                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     24824006                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     24824006                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      2046500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2046500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      4394998                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      4394998                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      2165001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      2165001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   7404758036                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7404758036                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   7406804536                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7406804536                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       211495                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       211495                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       253500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       253500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       464995                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       464995                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.044171                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.044171                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000447                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.296296                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.127907                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.127907                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.068540                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.068540                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.031887                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.031887                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.031893                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.031893                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 58113.377457                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 58113.377457                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 49450.211155                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 49450.211155                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 85270.833333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 85270.833333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 23502.663102                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23502.663102                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21650.010000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21650.010000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 58079.266758                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 58079.266758                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 58084.384448                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 58084.384448                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7044                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2906630                       # DTB read hits
system.cpu5.dtb.read_misses                    132000                       # DTB read misses
system.cpu5.dtb.write_hits                    1140040                       # DTB write hits
system.cpu5.dtb.write_misses                       35                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3038630                       # DTB read accesses
system.cpu5.dtb.write_accesses                1140075                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          4046670                       # DTB hits
system.cpu5.dtb.misses                         132035                       # DTB misses
system.cpu5.dtb.accesses                      4178705                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     8033933                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 8033942                       # ITB inst accesses
system.cpu5.itb.hits                          8033933                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                      8033942                       # DTB accesses
system.cpu5.numCycles                        47410370                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    8009133                       # Number of instructions committed
system.cpu5.committedOps                      8053084                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              6624853                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                      20504                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       670945                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     6624853                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           11882316                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           4311235                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            32517635                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            4134221                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      4047839                       # number of memory refs
system.cpu5.num_load_insts                    2906872                       # Number of load instructions
system.cpu5.num_store_insts                   1140967                       # Number of store instructions
system.cpu5.num_idle_cycles              29343.302229                       # Number of idle cycles
system.cpu5.num_busy_cycles              47381026.697771                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999381                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000619                       # Percentage of idle cycles
system.cpu5.Branches                          1072687                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  4006306     49.74%     49.74% # Class of executed instruction
system.cpu5.op_class::IntMult                     240      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                10      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.74% # Class of executed instruction
system.cpu5.op_class::MemRead                 2906872     36.09%     85.83% # Class of executed instruction
system.cpu5.op_class::MemWrite                1140967     14.17%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   8054395                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1217                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8151387                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1217                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          6697.935086                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16069083                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16069083                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst      8032716                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8032716                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst      8032716                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8032716                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst      8032716                       # number of overall hits
system.cpu5.icache.overall_hits::total        8032716                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1217                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1217                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1217                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1217                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1217                       # number of overall misses
system.cpu5.icache.overall_misses::total         1217                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     55517741                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     55517741                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     55517741                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     55517741                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     55517741                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     55517741                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst      8033933                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8033933                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst      8033933                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8033933                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst      8033933                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8033933                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000151                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000151                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 45618.521775                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 45618.521775                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 45618.521775                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 45618.521775                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 45618.521775                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 45618.521775                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1217                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1217                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1217                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1217                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1217                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1217                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     52960259                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     52960259                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     52960259                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     52960259                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     52960259                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     52960259                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 43517.057518                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 43517.057518                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 43517.057518                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 43517.057518                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 43517.057518                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 43517.057518                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               152                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           128161                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          255.769703                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3768387                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           128161                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            29.403539                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   255.769703                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.999100                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999100                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          8221745                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         8221745                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2776820                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2776820                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1137675                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1137675                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           89                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           89                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1649                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1742                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      3914495                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         3914495                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      3914584                       # number of overall hits
system.cpu5.dcache.overall_hits::total        3914584                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       127737                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       127737                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          473                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          473                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           42                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          287                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          287                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          147                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       128210                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        128210                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       128252                       # number of overall misses
system.cpu5.dcache.overall_misses::total       128252                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7662777840                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7662777840                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     30220993                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30220993                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      6269999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      6269999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      3518000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      3518000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   7692998833                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   7692998833                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   7692998833                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   7692998833                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      2904557                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2904557                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1138148                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1138148                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      4042705                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4042705                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      4042836                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4042836                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.043978                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.043978                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000416                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.320611                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.320611                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.148244                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.148244                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.077819                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.077819                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.031714                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.031714                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.031723                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031723                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 59988.709927                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 59988.709927                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 63892.162791                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 63892.162791                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 21846.686411                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21846.686411                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 23931.972789                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 23931.972789                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 60003.110779                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 60003.110779                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 59983.460944                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 59983.460944                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         5943                       # number of writebacks
system.cpu5.dcache.writebacks::total             5943                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       127737                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       127737                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          473                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          473                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           42                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          247                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          247                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          147                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       128210                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       128210                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       128252                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       128252                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   7406388942                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7406388942                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     29270007                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     29270007                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2062500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2062500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      3721501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3721501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      3224000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      3224000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   7435658949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7435658949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   7437721449                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7437721449                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       198499                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       198499                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       252000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       252000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       450499                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       450499                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.043978                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.043978                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000416                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000416                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.320611                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.320611                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.127583                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.127583                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.077819                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.077819                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.031714                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.031714                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.031723                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.031723                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 57981.547570                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 57981.547570                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 61881.621564                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 61881.621564                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 49107.142857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 49107.142857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 15066.805668                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15066.805668                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 21931.972789                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 21931.972789                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 57995.935957                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 57995.935957                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 57993.025052                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 57993.025052                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7273                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                        59981780                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              59980512.599346                       # Number of idle cycles
system.cpu6.num_busy_cycles               1267.400654                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000021                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999979                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          183.840389                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   183.840389                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.718127                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.718127                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        36500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        36500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        35000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        35000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        71500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        71500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        71500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        71500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data        18250                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total        18250                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        35000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        35000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 23833.333333                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23833.333333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 23833.333333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23833.333333                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        32500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        32500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        33000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        33000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        65500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        65500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        65500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        65500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data        16250                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total        16250                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        33000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        33000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 21833.333333                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 21833.333333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 21833.333333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 21833.333333                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 3                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4908                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       3665                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4912                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3665                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8573                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                         8577                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       23409                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 19                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   23409                       # ITB inst accesses
system.cpu7.itb.hits                            23409                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        23409                       # DTB accesses
system.cpu7.numCycles                        47421570                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      22862                       # Number of instructions committed
system.cpu7.committedOps                        27107                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                24153                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1256                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3172                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       24153                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              41562                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             16729                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               97960                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10911                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         9082                       # number of memory refs
system.cpu7.num_load_insts                       5073                       # Number of load instructions
system.cpu7.num_store_insts                      4009                       # Number of store instructions
system.cpu7.num_idle_cycles              47267720.267740                       # Number of idle cycles
system.cpu7.num_busy_cycles              153849.732260                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.003244                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.996756                       # Percentage of idle cycles
system.cpu7.Branches                             4499                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    18544     66.99%     66.99% # Class of executed instruction
system.cpu7.op_class::IntMult                      49      0.18%     67.17% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.17% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.19% # Class of executed instruction
system.cpu7.op_class::MemRead                    5073     18.33%     85.52% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4009     14.48%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     27681                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              399                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             149867                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              399                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           375.606516                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            47217                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           47217                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        23010                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          23010                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        23010                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           23010                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        23010                       # number of overall hits
system.cpu7.icache.overall_hits::total          23010                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          399                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          399                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          399                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           399                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          399                       # number of overall misses
system.cpu7.icache.overall_misses::total          399                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     23904985                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     23904985                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     23904985                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     23904985                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     23904985                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     23904985                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        23409                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        23409                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        23409                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        23409                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        23409                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        23409                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 59912.243108                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 59912.243108                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 59912.243108                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 59912.243108                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 59912.243108                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 59912.243108                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          399                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          399                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          399                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     23102015                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     23102015                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     23102015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     23102015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     23102015                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     23102015                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017045                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017045                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017045                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017045                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017045                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017045                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 57899.786967                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 57899.786967                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 57899.786967                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 57899.786967                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 57899.786967                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 57899.786967                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                74                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              133                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          220.651156                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              11147                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            83.812030                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   220.651156                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.861919                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.861919                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            17345                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           17345                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4527                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4527                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3484                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3484                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           65                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           65                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          116                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          109                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          109                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         8011                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            8011                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         8076                       # number of overall hits
system.cpu7.dcache.overall_hits::total           8076                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          175                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          175                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           51                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           12                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          226                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           226                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          235                       # number of overall misses
system.cpu7.dcache.overall_misses::total          235                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      6156999                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      6156999                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1961000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1961000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       448999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       448999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       461000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       461000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      8117999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      8117999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      8117999                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      8117999                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3535                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3535                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         8237                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         8237                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         8311                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8311                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.037218                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.037218                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.014427                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014427                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.121622                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.121622                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.141732                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.141732                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.027437                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027437                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.028276                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.028276                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 35182.851429                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 35182.851429                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 38450.980392                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 38450.980392                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 37416.583333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 37416.583333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 25611.111111                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 25611.111111                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 35920.349558                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 35920.349558                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 34544.676596                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 34544.676596                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu7.dcache.writebacks::total               80                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          175                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          226                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          235                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5806001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5806001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1859000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1859000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       313501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       313501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       425000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       425000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7665001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7665001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7978502                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7978502                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       128499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       128499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       105000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       105000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       233499                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       233499                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.037218                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.037218                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.014427                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.014427                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.121622                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.121622                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.023438                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.023438                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.141732                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.141732                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.027437                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027437                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.028276                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.028276                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 33177.148571                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 33177.148571                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 36450.980392                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 36450.980392                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 34833.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 34833.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 43166.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43166.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 23611.111111                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 23611.111111                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 33915.933628                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33915.933628                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33951.072340                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33951.072340                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                74                       # Number of times sendTimingReq failed
sim_ticks.pim 23710633000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1065522729.600000
system.mem_ctrls.total_actEnergy                       1251062064.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -718805016.000000
system.mem_ctrls.total_preEnergy                       843970440.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5894025945.599999
system.mem_ctrls.total_readEnergy                       7064014963.200001
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -670342625.280000
system.mem_ctrls.total_writeEnergy                       697163811.840000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1065579387371.521484
system.mem_ctrls.total_refreshEnergy                       1091721371811.841797
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -318491221397.760010
system.mem_ctrls.total_actBackEnergy                       327439408222.080017
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3431821533888.000000
system.mem_ctrls.total_preBackEnergy                       3515019541152.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.023711
system.cpu.totalNumCycles                       391362913.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       107849098.391623
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       39653960.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6430708.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       17412068.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6828894.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       47962855.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       71116779.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       25792241.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       120478.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       39653960.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       48105737.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       18.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       48105719.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       7184.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       17399270.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6813797.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       25025811.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       790724.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       766137.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3238.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3299973
system.mem_ctrls.total_reads                       293391.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8093.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       306780.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       2047835.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       53802.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       292324.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
