
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119358                       # Number of seconds simulated
sim_ticks                                119357915838                       # Number of ticks simulated
final_tick                               684656347665                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172480                       # Simulator instruction rate (inst/s)
host_op_rate                                   215860                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2151559                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342428                       # Number of bytes of host memory used
host_seconds                                 55475.09                       # Real time elapsed on the host
sim_insts                                  9568336438                       # Number of instructions simulated
sim_ops                                   11974832416                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2151168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2096512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1191424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3576576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3575424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1179904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2111104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3568256                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19490688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6256000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6256000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        27942                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        27933                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        16493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        27877                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                152271                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           48875                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                48875                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18022835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17564918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9981944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29965134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     29955483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9885427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17687172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     29895428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163296149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             337808                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52413784                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52413784                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52413784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18022835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17564918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9981944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29965134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     29955483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9885427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17687172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     29895428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              215709933                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21804894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462624                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740054                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14439594                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14202142                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310936                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52276                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230278132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123901363                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21804894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15513078                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27612713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5719550                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3260303                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936694                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265120884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237508171     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4200838      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135802      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155611      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334949      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839559      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608029      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988582      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10349343      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265120884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076180                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432873                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228018609                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5572860                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27557738                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949334                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2063994                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20372                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138620951                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38406                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949334                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228277184                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3236362                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1537100                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27312574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       808326                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138426196                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       620728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181446025                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627459224                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627459224                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034310                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34411695                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18593                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9404                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1861854                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24941786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4067179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26070                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926872                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137715665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18662                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128908902                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82516                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24944308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51154766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265120884                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099170                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208642628     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17755783      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18892192      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10981474      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5675964      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1422546      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1677617      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39415      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33265      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265120884                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215633     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87079     23.17%     80.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73053     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101100621     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1013084      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22753438     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032569      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128908902                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450368                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375765                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523396969                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162678977                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125626852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129284667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102486                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5103723                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       101233                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949334                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2281995                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100071                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137734422                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24941786                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4067179                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9403                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2053                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844730                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127274827                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22431204                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1634075                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   95                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26463559                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19335138                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4032355                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444659                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125655374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125626852                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76012775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165698187                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438902                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458742                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615982                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25123476                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1729193                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261171550                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219210775     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500502      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571343      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353221      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5534051      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1078855      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686072      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627628      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609103      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261171550                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615982                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804006                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436176                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609103                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395301528                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279431435                       # The number of ROB writes
system.switch_cpus0.timesIdled                5126775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21109131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.862300                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.862300                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349369                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349369                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591552506                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163708167                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147168982                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18518                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23396050                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19185769                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2292671                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9675824                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9141224                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2399595                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102568                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    223261007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132942329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23396050                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11540819                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29247395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6509648                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6836456                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13753011                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2274445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    263526447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234279052     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3171100      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3673018      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2015101      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2318329      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1278625      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          867625      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2263284      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13660313      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    263526447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081739                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464460                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       221456734                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8674871                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29003327                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231265                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4160246                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3798372                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21344                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162300066                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       105205                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4160246                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221809980                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3229400                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4454507                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28895781                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       976529                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162200638                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          240                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        250830                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       455167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225424628                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    755210867                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    755210867                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    192513360                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32911268                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42473                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23713                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2606769                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15483838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8433819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222115                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1873230                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161965263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42551                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153078847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       213962                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20230371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46732769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    263526447                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    199032679     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25935275      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13939688      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9648758      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8435313      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4313944      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1044104      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       671162      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       505524      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    263526447                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40549     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142393     43.03%     55.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147958     44.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128140003     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2392835      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18748      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14153065      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8374196      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153078847                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534811                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             330900                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002162                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570229003                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182239632                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150531040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153409747                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       384915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2729077                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1449                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       182362                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9375                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4160246                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2666501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       168153                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162007949                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15483838                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8433819                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23663                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1449                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1329143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1286742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2615885                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150815733                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13287725                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2263114                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  135                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21659797                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21106827                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8372072                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526904                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150533486                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150531040                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89460942                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234351852                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381738                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113048377                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138696366                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23312874                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37810                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2305776                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    259366201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    202711849     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26272786     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11010075      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6612608      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4580648      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2958803      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1535305      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1235847      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2448280      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    259366201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113048377                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138696366                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21006218                       # Number of memory references committed
system.switch_cpus1.commit.loads             12754761                       # Number of loads committed
system.switch_cpus1.commit.membars              18864                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19851057                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125039043                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2821783                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2448280                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           418926407                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328178813                       # The number of ROB writes
system.switch_cpus1.timesIdled                3419495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22703568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113048377                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138696366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113048377                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.531925                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.531925                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394956                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394956                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       680297491                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208928723                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151455953                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37776                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus2.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25991343                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     21642483                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2362288                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9986339                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9518731                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2794457                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       109999                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226235157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142642503                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25991343                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12313188                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29728026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6563475                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7335201                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14046084                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2257677                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267478117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237750091     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1824418      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2304370      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3659152      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1528813      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1969547      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2301652      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1050324      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15089750      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267478117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090806                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498349                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       224903613                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8794968                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29585198                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15408                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4178925                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3953893                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          808                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174309152                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3914                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4178925                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       225133840                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         730094                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7422939                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29370513                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       641796                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     173233910                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          165                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         92295                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       447928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    241947238                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    805590304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    805590304                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    202631373                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39315840                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42118                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22043                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2255927                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16200625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8489689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       100788                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1981178                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169144406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        42271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162356943                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       160987                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20375169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41326645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267478117                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    198661195     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     31367188     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12890044      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7183671      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9717580      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2998096      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2948905      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1587080      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       124358      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267478117                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1119538     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149209     10.56%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144158     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136761634     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2225026      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20074      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14887985      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8462224      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162356943                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567225                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1412906                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    593765895                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    189562718                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158142491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163769849                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       122143                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3014779                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       116596                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4178925                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         554013                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        69895                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169186682                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       131448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16200625                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8489689                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22044                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         60887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           73                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1400896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1324600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2725496                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159535937                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14649533                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2821005                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23110727                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22555740                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8461194                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557370                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158143161                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158142491                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94762167                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254422817                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372459                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    117912610                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    145292726                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23894692                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2382275                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263299192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201821521     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31150398     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11304688      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5645690      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5150458      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2169832      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2142656      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1022638      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2891311      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263299192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    117912610                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     145292726                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21558939                       # Number of memory references committed
system.switch_cpus2.commit.loads             13185846                       # Number of loads committed
system.switch_cpus2.commit.membars              20200                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21053904                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        130811191                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2997883                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2891311                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           429594480                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          342553816                       # The number of ROB writes
system.switch_cpus2.timesIdled                3426455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18751898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          117912610                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            145292726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    117912610                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.427476                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.427476                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411951                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411951                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       717923711                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220946370                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161283662                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40458                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus3.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22323639                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20140795                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1170361                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8551889                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7992485                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1237013                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        51861                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    236765971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             140493293                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22323639                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9229498                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27786811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3662722                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5381462                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13589971                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1176937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    272397321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.933186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       244610510     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          993418      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2031736      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          848275      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4622362      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         4107445      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          802107      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1662898      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12718570      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    272397321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077992                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490841                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       235492914                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6668515                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27686350                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        86915                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2462622                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1962198                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164755353                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2454                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2462622                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       235727800                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4720447                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1207833                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27550944                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       727670                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164670672                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        307829                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       265687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3934                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    193314813                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    775675245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    775675245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171685798                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        21628979                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        19124                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9647                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1845291                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     38875170                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19672597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       179360                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       952311                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         164353846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        19184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        158136007                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        80523                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     12505057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     29864770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    272397321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580534                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378144                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    216253078     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16772027      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13812196      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5965730      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7563085      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7335520      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4162178      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       328666      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       204841      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    272397321                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         400125     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3123826     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        90303      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     99188417     62.72%     62.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1380745      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9472      0.01%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     37927655     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     19629718     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     158136007                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552479                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3614254                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    592364111                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    176882126                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    156791808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     161750261                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       284354                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1475532                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         4046                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       117255                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        14008                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2462622                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        4313884                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       203203                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    164373125                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     38875170                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     19672597                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9652                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        139310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           83                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         4046                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       683921                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       688466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1372387                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    157029986                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     37798854                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1106020                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   95                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            57426934                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20575476                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          19628080                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548615                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             156796663                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            156791808                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84663682                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        166752286                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547783                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507721                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    127435471                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    149759054                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     14629769                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        19094                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1196261                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    269934699                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378584                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    215660339     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19780288      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9288177      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      9193411      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2498342      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     10701765      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       798466      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       582098      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1431813      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    269934699                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    127435471                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     149759054                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              56954980                       # Number of memory references committed
system.switch_cpus3.commit.loads             37399638                       # Number of loads committed
system.switch_cpus3.commit.membars               9532                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19775974                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        133172391                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1450609                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1431813                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           432891319                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          331240548                       # The number of ROB writes
system.switch_cpus3.timesIdled                5195927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13832694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          127435471                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            149759054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    127435471                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.246078                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.246078                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445221                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445221                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       776362246                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182065502                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      196239632                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         19064                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus4.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22313535                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20132202                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1173095                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8772683                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7994330                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1236442                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        52088                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    236757495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             140423159                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22313535                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9230772                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27778025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3664927                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5352486                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13591972                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1179564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    272350387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.932762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       244572362     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          994590      0.37%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2029821      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          851597      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4621609      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4107925      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          803965      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1660698      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12707820      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    272350387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077957                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490596                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       235485251                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6638914                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27677183                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        87111                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2461923                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1960485                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          458                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164671165                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2435                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2461923                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       235719022                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4691141                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1207770                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27542856                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       727670                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164585087                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          107                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        308270                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       264778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5634                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    193215501                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    775273690                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    775273690                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171593940                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21621478                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        19118                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9650                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1840377                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38860651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19664979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       179186                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       949111                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164265273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        19178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        158073623                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        80152                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12472278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29715971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    272350387                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580405                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377885                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    216211287     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16784279      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13810101      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5963395      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7556715      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7333126      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4158635      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       328135      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       204714      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    272350387                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         399497     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3122496     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        90245      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     99149309     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1379481      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9466      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37913517     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19621850     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     158073623                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552261                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3612238                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022852                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592190022                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    176760755                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    156730497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     161685861                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       285224                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1478033                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4036                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       118665                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        14002                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2461923                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4282922                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       203136                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164284545                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38860651                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19664979                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9652                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        139207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4036                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       688225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       687486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1375711                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    156967570                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37785319                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1106052                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            57405443                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20566400                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19620124                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548397                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             156735289                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            156730497                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         84637072                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        166686318                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547568                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507763                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    127370387                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    149682017                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14618364                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        19082                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1199159                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    269888464                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554607                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378297                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    215636418     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19774538      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9284893      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9188982      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2497903      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10696638      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       797418      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       581955      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1429719      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    269888464                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    127370387                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     149682017                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56928929                       # Number of memory references committed
system.switch_cpus4.commit.loads             37382618                       # Number of loads committed
system.switch_cpus4.commit.membars               9526                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19765641                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        133103758                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1449731                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1429719                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           432758736                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          331063010                       # The number of ROB writes
system.switch_cpus4.timesIdled                5197801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               13879628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          127370387                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            149682017                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    127370387                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.247226                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.247226                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444993                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444993                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       776074090                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      181992647                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      196149959                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         19052                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus5.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        25992669                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     21643464                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2364292                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9979828                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9521659                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2793137                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       110058                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    226252893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             142639067                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           25992669                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12314796                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             29727692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6565890                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       7313426                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         14048746                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2259939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    267474114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       237746422     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1824205      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2304287      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3658818      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1530343      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1971270      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2301443      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1050638      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        15086688      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    267474114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090810                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498337                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       224923530                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8771003                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         29584796                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        15486                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4179294                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3954204                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          809                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     174299322                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3901                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4179294                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       225153912                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         731294                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      7398191                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         29370109                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       641304                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     173224301                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         92073                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       447519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    241927077                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    805528639                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    805528639                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    202617455                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        39309622                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        42108                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22034                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2256311                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     16198706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8488349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       101215                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1986580                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         169133369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        42260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        162348632                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       161733                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20372871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41293552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    267474114                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606970                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327451                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    198652843     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     31379504     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12888029      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7180496      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9711263      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2998918      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2953401      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1585746      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       123914      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    267474114                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1120126     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        149379     10.57%     89.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       144119     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    136759016     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2223870      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        20073      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14884697      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8460976      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     162348632                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567196                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1413625                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008707                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    593746736                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    189549397                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    158132696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     163762257                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       123038                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3013730                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          902                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       115795                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4179294                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         554566                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        70050                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    169175631                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       130945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     16198706                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8488349                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22035                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         60979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           73                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          902                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1403211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1323746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2726957                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    159523713                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     14644931                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2824919                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23105226                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        22555114                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8460295                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557327                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             158133110                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            158132696                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         94748252                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        254394298                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552467                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372446                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    117904567                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    145282887                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     23893395                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        40488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2384297                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    263294820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372391                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201817449     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     31151306     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11307800      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5644108      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5149633      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2167869      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2142833      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1021794      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2892028      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    263294820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    117904567                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     145282887                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21557530                       # Number of memory references committed
system.switch_cpus5.commit.loads             13184976                       # Number of loads committed
system.switch_cpus5.commit.membars              20198                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          21052488                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        130802345                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2997691                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2892028                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           429578255                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          342531897                       # The number of ROB writes
system.switch_cpus5.timesIdled                3428558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18755901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          117904567                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            145282887                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    117904567                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.427641                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.427641                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411922                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411922                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       717863121                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      220927977                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      161277157                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         40454                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23406955                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19193827                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2288937                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9623979                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9137870                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2399633                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       102195                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    223236295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             133037159                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23406955                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11537503                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             29258211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6509163                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6828998                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13750586                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2271299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    263508383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234250172     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3172622      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3672069      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2013679      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2316326      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1274063      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          868802      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2268648      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13672002      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    263508383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081777                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464791                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       221423528                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8675947                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         29011942                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       233407                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4163555                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3801155                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        21324                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     162404049                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts       104945                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4163555                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       221779620                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3197160                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4484665                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         28903834                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       979545                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     162303319                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          254                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        249907                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       457195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    225568913                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    755699370                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    755699370                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    192588510                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32980397                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        42254                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        23485                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2620753                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15479567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8439954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       222974                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1873929                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         162061741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        42329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        153132853                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       212400                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20271474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     46912407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4504                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    263508383                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581131                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270515                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    198999888     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25929862      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13942936      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9662464      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8439392      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      4312812      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1044878      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       670377      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       505774      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    263508383                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          40290     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        141333     42.87%     55.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       148036     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    128186120     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2395275      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18755      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14152669      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8380034      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     153132853                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534999                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             329659                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    570316148                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    182376987                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150594682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     153462512                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       386028                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2719862                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1445                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       185324                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9380                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4163555                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2634830                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       166479                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    162104203                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        62888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15479567                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8439954                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        23439                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        117859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1445                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1324326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1286192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2610518                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150878156                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13291989                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2254697                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21669819                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21114370                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8377830                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527122                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150596963                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150594682                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         89498407                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        234443437                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526132                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381748                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113092415                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    138750328                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23355323                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2302030                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    259344828                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535003                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354165                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    202669887     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26279209     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     11013917      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      6620337      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4580221      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2961304      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1534452      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1235850      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2449651      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    259344828                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113092415                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     138750328                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21014331                       # Number of memory references committed
system.switch_cpus6.commit.loads             12759701                       # Number of loads committed
system.switch_cpus6.commit.membars              18872                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19858757                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        125087694                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2822871                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2449651                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           419000074                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          328374947                       # The number of ROB writes
system.switch_cpus6.timesIdled                3415502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               22721632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113092415                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            138750328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113092415                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530939                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530939                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395110                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395110                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       680582429                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      209008257                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      151560722                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37790                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus7.numCycles               286230015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22329820                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20147883                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1169651                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8432370                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7985970                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1236177                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        51798                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    236772733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             140539980                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22329820                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9222147                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27791544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3663692                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5401078                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13589449                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1175971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    272430173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.933393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       244638629     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          992913      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2027332      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          853025      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4623325      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4106800      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          798481      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1665022      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12724646      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    272430173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078014                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491004                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       235498459                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6689412                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27690712                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        87230                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2464355                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1961352                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          463                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     164801885                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2485                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2464355                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       235734199                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4741339                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1206571                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27555036                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       728668                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     164717001                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        308409                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       266443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3170                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    193364765                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    775886518                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    775886518                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171723444                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21641218                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        19130                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9652                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1849062                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38880607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19675583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       180041                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       955033                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         164397398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        19190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        158161377                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        80475                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12516868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29949267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           92                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    272430173                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580557                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378249                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    216286403     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16767721      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13806023      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5968810      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7566516      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7337605      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4163896      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       327877      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       205322      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    272430173                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         400463     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3124677     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        90340      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     99202987     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1381655      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9474      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37934376     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19632885     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     158161377                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552567                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3615480                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022859                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    592448878                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    176937484                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    156818495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     161776857                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       285241                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1472925                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          633                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4037                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       116022                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        14013                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2464355                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4335199                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       204090                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    164416681                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38880607                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19675583                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9656                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        140101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           74                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4037                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       682864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       689457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1372321                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    157056537                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37806430                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1104836                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   93                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            57437764                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20578432                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19631334                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548707                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             156823334                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            156818495                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         84681460                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        166789435                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547876                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507715                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    127463255                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    149791780                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14640442                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        19098                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1195488                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    269965818                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554855                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    215683109     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19781698      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9288898      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9196597      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2497131      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10704546      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       798509      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       582453      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1432877      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    269965818                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    127463255                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     149791780                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56967203                       # Number of memory references committed
system.switch_cpus7.commit.loads             37407664                       # Number of loads committed
system.switch_cpus7.commit.membars               9534                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19780330                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        133201517                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1450950                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1432877                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           432964773                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          331329188                       # The number of ROB writes
system.switch_cpus7.timesIdled                5195821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               13799842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          127463255                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            149791780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    127463255                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.245588                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.245588                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445318                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445318                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       776492268                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      182092166                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      196296956                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         19068                       # number of misc regfile writes
system.l2.replacements                         152280                       # number of replacements
system.l2.tagsinuse                      32764.809500                       # Cycle average of tags in use
system.l2.total_refs                          2580594                       # Total number of references to valid blocks.
system.l2.sampled_refs                         185040                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.946141                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           190.967795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.460536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2669.493021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.329849                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2674.487784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      5.974165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1482.119373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.121436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4549.381854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.754799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4523.943918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      5.697862                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1471.991084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.240639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2717.684084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.071531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4539.481372                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            970.212608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1062.629880                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            676.638846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1130.279463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1149.949315                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            700.772100                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1046.016988                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1161.109201                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.081619                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.045231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.138836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.138060                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.044922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.082937                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.138534                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.029609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.032429                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.020649                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.034493                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.035094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.021386                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.031922                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.035434                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999903                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45555                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32032                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        63577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        63523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        32148                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        46881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        63737                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  394344                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           154034                       # number of Writeback hits
system.l2.Writeback_hits::total                154034                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        47054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        63667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        63611                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        32390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        47055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        63827                       # number of demand (read+write) hits
system.l2.demand_hits::total                   395530                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45639                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        47054                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32276                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        63667                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        63611                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        32390                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        47055                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        63827                       # number of overall hits
system.l2.overall_hits::total                  395530                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16806                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9290                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        27942                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        27931                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        16492                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        27877                       # number of ReadReq misses
system.l2.ReadReq_misses::total                152230                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  41                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        27942                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        27933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        16493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        27877                       # number of demand (read+write) misses
system.l2.demand_misses::total                 152271                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16806                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16379                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9308                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        27942                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        27933                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9218                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        16493                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        27877                       # number of overall misses
system.l2.overall_misses::total                152271                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5507934                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2812569288                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6140416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2772601304                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6697913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1571501466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6520060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   4660131758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6331630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4655632892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6770114                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1553925289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6794745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2797504014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6673742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4653968606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     25529271171                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       339332                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      3025299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       317403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      2884358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       154843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6721235                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5507934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2812569288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6140416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2772940636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6697913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1574526765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6520060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   4660131758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6331630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4655950295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6770114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1556809647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6794745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2797658857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6673742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4653968606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25535992406                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5507934                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2812569288                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6140416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2772940636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6697913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1574526765                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6520060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   4660131758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6331630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4655950295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6770114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1556809647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6794745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2797658857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6673742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4653968606                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25535992406                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        63257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        91519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        91454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        41348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        63373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        91614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              546574                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       154034                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            154034                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1227                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        63433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        91609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        91544                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        41608                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        63548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        91704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               547801                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        63433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        91609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        91544                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        41608                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        63548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        91704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              547801                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.224820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.305314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.305410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.222502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.260237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.304288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278517                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.011364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.022222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.069231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033415                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.258209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.223836                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.305014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.305132                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.221544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.259536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.303989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277968                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.258209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.223836                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.305014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.305132                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.221544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.259536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.303989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277968                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 161998.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167355.068904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 161589.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169298.485925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167447.825000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 169160.545318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159025.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 166778.747334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 162349.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 166683.358705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 161193.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168904.922717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 169868.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 169627.941669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 162774.195122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 166946.536787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167701.971826                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       169666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 168072.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 158701.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 160242.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       154843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163932.560976                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 161998.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167355.068904                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 161589.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169298.530802                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167447.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 169158.440589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159025.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 166778.747334                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 162349.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 166682.787205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 161193.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168888.006834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 169868.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 169627.045231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 162774.195122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 166946.536787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167700.956886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 161998.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167355.068904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 161589.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169298.530802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167447.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 169158.440589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159025.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 166778.747334                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 162349.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 166682.787205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 161193.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168888.006834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 169868.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 169627.045231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 162774.195122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 166946.536787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167700.956886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48875                       # number of writebacks
system.l2.writebacks::total                     48875                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        27942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        27931                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         9200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        16492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        27877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           152230                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             41                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        27942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        27933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        16493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        27877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            152271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        27942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        27933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        16493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        27877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           152271                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3527816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1833327478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3927523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1818645619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4371107                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1030518985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4128557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   3033343393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4063655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   3029404467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4322489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1018096086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4466984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1836828845                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4286587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   3030896673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16664156264                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       222760                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1978343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       200659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      1838403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data        96745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4336910                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3527816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1833327478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3927523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1818868379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4371107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1032497328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4128557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   3033343393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4063655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   3029605126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4322489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1019934489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4466984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1836925590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4286587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   3030896673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16668493174                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3527816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1833327478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3927523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1818868379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4371107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1032497328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4128557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   3033343393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4063655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   3029605126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4322489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1019934489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4466984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1836925590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4286587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   3030896673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16668493174                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.224820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.305314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.305410                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.222502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.260237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.304288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278517                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.011364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.022222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.069231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033415                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.258209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.223836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.305014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.305132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.221544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.259536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.303989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277968                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.258209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.223836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.305014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.305132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.221544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.259536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.303989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277968                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103759.294118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109087.675711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103355.868421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111048.764670                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109277.675000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110927.770183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100696.512195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 108558.563918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 104196.282051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108460.293831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 102916.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110662.618043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 111674.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 111376.961254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 104550.902439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108723.918392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109466.966196                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       111380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109907.944444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 100329.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 102133.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        96745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105778.292683                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 103759.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109087.675711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103355.868421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111048.805116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109277.675000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110925.798023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100696.512195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108558.563918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 104196.282051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108459.711667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 102916.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 110645.963224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 111674.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 111376.074092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 104550.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 108723.918392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109465.972996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 103759.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109087.675711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103355.868421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111048.805116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109277.675000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110925.798023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100696.512195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108558.563918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 104196.282051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108459.711667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 102916.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 110645.963224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 111674.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 111376.074092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 104550.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 108723.918392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109465.972996                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               559.626858                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968918                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1804215.156584                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.609852                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.017006                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053862                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.842976                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896838                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936649                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936649                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936649                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936649                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936649                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936649                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7263173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7263173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7263173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7263173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7263173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7263173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936694                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936694                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936694                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936694                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936694                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936694                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161403.844444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161403.844444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161403.844444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161403.844444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161403.844444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161403.844444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5899521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5899521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5899521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5899521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5899521                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5899521                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168557.742857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168557.742857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168557.742857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168557.742857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168557.742857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168557.742857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62445                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243195045                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62701                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3878.646991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.667941                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.332059                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.779953                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.220047                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20485639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20485639                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9323                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9323                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9259                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9259                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24432451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24432451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24432451                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24432451                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       211047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211047                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       211458                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        211458                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       211458                       # number of overall misses
system.cpu0.dcache.overall_misses::total       211458                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22798562864                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22798562864                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     36095830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36095830                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22834658694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22834658694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22834658694                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22834658694                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20696686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20696686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24643909                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24643909                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24643909                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24643909                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108025.998304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108025.998304                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87824.403893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87824.403893                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107986.733507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107986.733507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107986.733507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107986.733507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8396                       # number of writebacks
system.cpu0.dcache.writebacks::total             8396                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       148686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       148686                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       149013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       149013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       149013                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       149013                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62361                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62361                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5998971263                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5998971263                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5620407                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5620407                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6004591670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6004591670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6004591670                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6004591670                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96197.483411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96197.483411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66909.607143                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66909.607143                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96158.085836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96158.085836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96158.085836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96158.085836                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.015565                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088420789                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2089099.403071                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.015565                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060922                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833358                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13752962                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13752962                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13752962                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13752962                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13752962                       # number of overall hits
system.cpu1.icache.overall_hits::total       13752962                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7949132                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7949132                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7949132                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7949132                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7949132                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7949132                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13753011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13753011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13753011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13753011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13753011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13753011                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162227.183673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162227.183673                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162227.183673                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162227.183673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162227.183673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162227.183673                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6599772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6599772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6599772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6599772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6599772                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6599772                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169224.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169224.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169224.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169224.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169224.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169224.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63433                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186299732                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63689                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2925.147702                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9700175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9700175                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8207213                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8207213                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20198                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18888                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18888                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17907388                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17907388                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17907388                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17907388                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       216748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       216748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3918                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       220666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       220666                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220666                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26553504104                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26553504104                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    489078249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    489078249                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27042582353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27042582353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27042582353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27042582353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9916923                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9916923                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8211131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8211131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18888                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18888                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18128054                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18128054                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18128054                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18128054                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021856                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021856                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012173                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012173                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122508.646465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122508.646465                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124828.547473                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124828.547473                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 122549.837098                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122549.837098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 122549.837098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122549.837098                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119863                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       119863                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25152                       # number of writebacks
system.cpu1.dcache.writebacks::total            25152                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       153491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       153491                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3742                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3742                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       157233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       157233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       157233                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       157233                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63257                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63257                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          176                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63433                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6050857630                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6050857630                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11823055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11823055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6062680685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6062680685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6062680685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6062680685                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95655.146940                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95655.146940                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67176.448864                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67176.448864                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95576.130484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95576.130484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95576.130484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95576.130484                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.881988                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090170042                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2189096.469880                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.881988                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062311                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.791478                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14046028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14046028                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14046028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14046028                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14046028                       # number of overall hits
system.cpu2.icache.overall_hits::total       14046028                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9517933                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9517933                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9517933                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9517933                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9517933                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9517933                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14046084                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14046084                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14046084                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14046084                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14046084                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14046084                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169963.089286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169963.089286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169963.089286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169963.089286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169963.089286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169963.089286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7396716                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7396716                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7396716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7396716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7396716                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7396716                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 172016.651163                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 172016.651163                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 172016.651163                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 172016.651163                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 172016.651163                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 172016.651163                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41584                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177943820                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41840                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4252.959369                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.461673                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.538327                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911960                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088040                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11221237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11221237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8329319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8329319                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21718                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21718                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20229                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20229                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19550556                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19550556                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19550556                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19550556                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106684                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106684                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2634                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2634                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       109318                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        109318                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       109318                       # number of overall misses
system.cpu2.dcache.overall_misses::total       109318                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10731901103                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10731901103                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    191782789                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    191782789                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10923683892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10923683892                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10923683892                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10923683892                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11327921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11327921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8331953                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8331953                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20229                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20229                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19659874                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19659874                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19659874                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19659874                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009418                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000316                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000316                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005560                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005560                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100595.226116                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100595.226116                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 72810.474184                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72810.474184                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99925.756893                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99925.756893                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99925.756893                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99925.756893                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       314962                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 39370.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9495                       # number of writebacks
system.cpu2.dcache.writebacks::total             9495                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65362                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2372                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2372                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        67734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        67734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        67734                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        67734                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41322                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41322                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          262                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41584                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41584                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3774544214                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3774544214                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     21567125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     21567125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3796111339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3796111339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3796111339                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3796111339                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91344.664198                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91344.664198                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 82317.270992                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82317.270992                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91287.787106                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91287.787106                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91287.787106                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91287.787106                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               580.842158                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1121117235                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916439.717949                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.816926                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.025232                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063809                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867028                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.930837                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13589917                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13589917                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13589917                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13589917                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13589917                       # number of overall hits
system.cpu3.icache.overall_hits::total       13589917                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8782758                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8782758                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8782758                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8782758                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8782758                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8782758                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13589971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13589971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13589971                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13589971                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13589971                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13589971                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162643.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162643.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162643.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162643.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162643.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162643.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7076689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7076689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7076689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7076689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7076689                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7076689                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168492.595238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168492.595238                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168492.595238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168492.595238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168492.595238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168492.595238                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 91609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               490436428                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 91865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5338.664649                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.916519                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.083481                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437174                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562826                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35676253                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35676253                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19535695                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19535695                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9542                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9542                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9532                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9532                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     55211948                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55211948                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     55211948                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55211948                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       320775                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       320775                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          300                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       321075                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        321075                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       321075                       # number of overall misses
system.cpu3.dcache.overall_misses::total       321075                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  36107814140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  36107814140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     26607737                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     26607737                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  36134421877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  36134421877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  36134421877                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  36134421877                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     35997028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35997028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19535995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19535995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     55533023                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     55533023                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     55533023                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     55533023                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008911                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008911                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005782                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005782                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005782                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005782                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112564.302517                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112564.302517                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88692.456667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88692.456667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112541.997592                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112541.997592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112541.997592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112541.997592                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25266                       # number of writebacks
system.cpu3.dcache.writebacks::total            25266                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       229256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       229256                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          210                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       229466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       229466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       229466                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       229466                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        91519                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        91519                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        91609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        91609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        91609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        91609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9345187802                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9345187802                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6438009                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6438009                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9351625811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9351625811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9351625811                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9351625811                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102111.996438                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102111.996438                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71533.433333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71533.433333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 102081.954950                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102081.954950                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 102081.954950                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102081.954950                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               578.960150                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1121119239                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1923017.562607                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.719566                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.240585                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062051                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.865770                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927821                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13591921                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13591921                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13591921                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13591921                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13591921                       # number of overall hits
system.cpu4.icache.overall_hits::total       13591921                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      9247163                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9247163                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      9247163                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9247163                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      9247163                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9247163                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13591972                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13591972                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13591972                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13591972                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13591972                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13591972                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 181316.921569                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 181316.921569                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 181316.921569                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 181316.921569                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 181316.921569                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 181316.921569                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7317534                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7317534                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7317534                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7317534                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7317534                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7317534                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 182938.350000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 182938.350000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 182938.350000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 182938.350000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 182938.350000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 182938.350000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 91544                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               490414701                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91800                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5342.208072                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.916407                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.083593                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437173                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562827                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35663559                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35663559                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19526678                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19526678                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9532                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9532                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9526                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9526                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     55190237                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        55190237                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     55190237                       # number of overall hits
system.cpu4.dcache.overall_hits::total       55190237                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       320020                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       320020                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          298                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       320318                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        320318                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       320318                       # number of overall misses
system.cpu4.dcache.overall_misses::total       320318                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  35996394884                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  35996394884                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     27183532                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     27183532                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  36023578416                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  36023578416                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  36023578416                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  36023578416                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35983579                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35983579                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19526976                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19526976                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     55510555                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     55510555                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     55510555                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     55510555                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008894                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008894                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005770                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005770                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005770                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005770                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112481.703906                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112481.703906                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 91219.906040                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 91219.906040                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112461.923514                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112461.923514                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112461.923514                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112461.923514                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        25734                       # number of writebacks
system.cpu4.dcache.writebacks::total            25734                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       228566                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       228566                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          208                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       228774                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       228774                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       228774                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       228774                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        91454                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        91454                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        91544                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        91544                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        91544                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        91544                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9330479118                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9330479118                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6708500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6708500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9337187618                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9337187618                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9337187618                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9337187618                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102023.740000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102023.740000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74538.888889                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74538.888889                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101996.718714                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101996.718714                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101996.718714                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101996.718714                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               495.292720                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1090172703                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2184714.835671                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.292720                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064572                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.793738                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14048689                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14048689                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14048689                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14048689                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14048689                       # number of overall hits
system.cpu5.icache.overall_hits::total       14048689                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9564231                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9564231                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9564231                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9564231                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9564231                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9564231                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14048746                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14048746                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14048746                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14048746                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14048746                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14048746                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 167793.526316                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 167793.526316                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 167793.526316                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 167793.526316                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 167793.526316                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 167793.526316                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7415737                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7415737                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7415737                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7415737                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7415737                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7415737                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168539.477273                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168539.477273                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168539.477273                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168539.477273                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168539.477273                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168539.477273                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 41608                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               177937953                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41864                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4250.381067                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.463391                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.536609                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911966                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088034                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     11215887                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11215887                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8328811                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8328811                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21711                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21711                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20227                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20227                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19544698                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19544698                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19544698                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19544698                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       106757                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       106757                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2606                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2606                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       109363                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        109363                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       109363                       # number of overall misses
system.cpu5.dcache.overall_misses::total       109363                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  10710096773                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10710096773                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    185872881                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    185872881                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  10895969654                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  10895969654                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  10895969654                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  10895969654                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11322644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11322644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8331417                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8331417                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        20227                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        20227                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     19654061                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     19654061                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     19654061                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     19654061                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009429                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000313                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005564                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005564                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100322.196886                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100322.196886                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 71324.973523                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 71324.973523                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 99631.224948                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 99631.224948                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 99631.224948                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 99631.224948                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       353967                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 58994.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9494                       # number of writebacks
system.cpu5.dcache.writebacks::total             9494                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        65409                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        65409                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2346                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2346                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        67755                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        67755                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        67755                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        67755                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41348                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41348                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          260                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        41608                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        41608                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        41608                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        41608                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3762615115                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3762615115                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     20950051                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     20950051                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3783565166                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3783565166                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3783565166                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3783565166                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002117                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002117                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90998.720978                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90998.720978                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 80577.119231                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 80577.119231                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90933.598491                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90933.598491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90933.598491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90933.598491                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.944188                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1088418363                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   523                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2081105.856597                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.944188                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.834846                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13750536                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13750536                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13750536                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13750536                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13750536                       # number of overall hits
system.cpu6.icache.overall_hits::total       13750536                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8543609                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8543609                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8543609                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8543609                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8543609                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8543609                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13750586                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13750586                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13750586                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13750586                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13750586                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13750586                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 170872.180000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 170872.180000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 170872.180000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 170872.180000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 170872.180000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 170872.180000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7305467                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7305467                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7305467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7305467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7305467                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7305467                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 178182.121951                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 178182.121951                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 178182.121951                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 178182.121951                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 178182.121951                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 178182.121951                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 63548                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               186305231                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 63804                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2919.961617                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.255181                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.744819                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915059                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084941                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9702691                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9702691                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8210369                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8210369                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        20018                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20018                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18895                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18895                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17913060                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17913060                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17913060                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17913060                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       216394                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       216394                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3921                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3921                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       220315                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        220315                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       220315                       # number of overall misses
system.cpu6.dcache.overall_misses::total       220315                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  26496980754                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  26496980754                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    494879044                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    494879044                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  26991859798                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  26991859798                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  26991859798                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  26991859798                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9919085                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9919085                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8214290                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8214290                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        20018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        20018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     18133375                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     18133375                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     18133375                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     18133375                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021816                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021816                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000477                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012150                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012150                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012150                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012150                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 122447.853240                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 122447.853240                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 126212.457026                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 126212.457026                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 122514.852815                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 122514.852815                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 122514.852815                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 122514.852815                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        24707                       # number of writebacks
system.cpu6.dcache.writebacks::total            24707                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       153021                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       153021                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3746                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3746                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       156767                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       156767                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       156767                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       156767                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        63373                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        63373                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        63548                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        63548                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        63548                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        63548                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6081141847                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6081141847                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11671051                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11671051                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6092812898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6092812898                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6092812898                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6092812898                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003504                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003504                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95957.929197                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95957.929197                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66691.720000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66691.720000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95877.335211                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95877.335211                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95877.335211                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95877.335211                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               580.258847                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1121116711                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1916438.822222                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.187173                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.071673                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064403                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.865499                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.929902                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13589393                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13589393                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13589393                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13589393                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13589393                       # number of overall hits
system.cpu7.icache.overall_hits::total       13589393                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     10167178                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     10167178                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     10167178                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     10167178                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     10167178                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     10167178                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13589449                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13589449                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13589449                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13589449                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13589449                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13589449                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 181556.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 181556.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 181556.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 181556.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 181556.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 181556.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7842612                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7842612                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7842612                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7842612                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7842612                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7842612                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 186728.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 186728.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 186728.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 186728.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 186728.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 186728.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 91704                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               490446479                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91960                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5333.258797                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.914193                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.085807                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437165                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562835                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35682112                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35682112                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19539889                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19539889                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9538                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9538                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9534                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9534                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     55222001                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        55222001                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     55222001                       # number of overall hits
system.cpu7.dcache.overall_hits::total       55222001                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       321281                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       321281                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          299                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       321580                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        321580                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       321580                       # number of overall misses
system.cpu7.dcache.overall_misses::total       321580                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  36130137103                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  36130137103                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     26348221                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     26348221                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  36156485324                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  36156485324                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  36156485324                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  36156485324                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     36003393                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     36003393                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19540188                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19540188                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     55543581                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     55543581                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     55543581                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     55543581                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008924                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008924                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005790                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005790                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112456.501016                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112456.501016                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 88121.140468                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 88121.140468                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112433.874383                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112433.874383                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112433.874383                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112433.874383                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        25790                       # number of writebacks
system.cpu7.dcache.writebacks::total            25790                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       229667                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       229667                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          209                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       229876                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       229876                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       229876                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       229876                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        91614                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        91614                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        91704                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        91704                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        91704                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        91704                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9343566354                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9343566354                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6376369                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6376369                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9349942723                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9349942723                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9349942723                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9349942723                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 101988.411749                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 101988.411749                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70848.544444                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70848.544444                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 101957.850508                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 101957.850508                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 101957.850508                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 101957.850508                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
