From 8f4d3e0fd19b5089b1a63fb86cc6d8c63029d8b6 Mon Sep 17 00:00:00 2001
From: renchenglei <chenglei.ren@intel.com>
Date: Tue, 2 Mar 2021 21:25:21 +0800
Subject: [PATCH] Fix device hang on TGL RVP

This change is to help fix device hang on TGL
RVP when launch GVT-d

Signed-off-by: Ren, Chenglei <chenglei.ren@intel.com>
---
 drivers/pci/quirks.c | 45 ++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 45 insertions(+)

diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
index e7e7da39c689..6d8549990467 100644
--- a/drivers/pci/quirks.c
+++ b/drivers/pci/quirks.c
@@ -4049,6 +4049,50 @@ static int reset_hinic_vf_dev(struct pci_dev *pdev, bool probe)
 	return 0;
 }
 
+static int set_gmbus_and_flr(struct pci_dev *dev, bool probe)
+{
+	void __iomem *bar;
+	const u32 PCH_GMBUS0 = 0xc5100;
+	u32 gmbus_rd;
+	u32 gmbus_wr;
+	u32 gmbus_rd2;
+	u16 cmd;
+
+	if (pcie_reset_flr(dev, PCI_RESET_PROBE))
+		return -ENOTTY;
+
+	if (probe)
+		return 0;
+
+	bar = pci_iomap(dev, 0, PCH_GMBUS0 + sizeof(gmbus_rd));
+	if (!bar) {
+		pr_err("%04x:%04x %s unable to iomap bar 0", dev->vendor, dev->device, __func__);
+		return -ENOTTY;
+	}
+
+	pci_read_config_word(dev, PCI_COMMAND, &cmd);
+	pci_write_config_word(dev, PCI_COMMAND, cmd | PCI_COMMAND_MEMORY);
+
+	pr_err("%04x:%04x %s devfn=0x%x offset=0x%x", dev->vendor, dev->device, __func__, dev->devfn, PCH_GMBUS0);
+	gmbus_rd = readl(bar + PCH_GMBUS0);
+
+	pr_err("%04x:%04x %s gmbus(0x%x)=0x%x before wa", dev->vendor, dev->device, __func__, PCH_GMBUS0, gmbus_rd);
+
+	/* wa for pch slow clock */
+	gmbus_wr = (gmbus_rd & ~0x1F);
+	iowrite32(gmbus_wr, bar + PCH_GMBUS0);
+	gmbus_wr |= 0x1;
+	iowrite32(gmbus_wr, bar + PCH_GMBUS0);
+	gmbus_rd2 = readl(bar + PCH_GMBUS0);
+	pr_err("%04x:%04x %s gmbus=0x%x after wa before flr", dev->vendor, dev->device, __func__, gmbus_rd2);
+
+	pci_iounmap(dev, bar);
+
+	pcie_flr(dev);
+
+	return 0;
+}
+
 static const struct pci_dev_reset_methods pci_dev_reset_methods[] = {
 	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82599_SFP_VF,
 		 reset_intel_82599_sfp_virtfn },
@@ -4057,6 +4101,7 @@ static const struct pci_dev_reset_methods pci_dev_reset_methods[] = {
 	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_IVB_M2_VGA,
 		reset_ivb_igd },
 	{ PCI_VENDOR_ID_SAMSUNG, 0xa804, nvme_disable_and_flr },
+	{ PCI_VENDOR_ID_INTEL, 0x9a49, set_gmbus_and_flr },
 	{ PCI_VENDOR_ID_INTEL, 0x0953, delay_250ms_after_flr },
 	{ PCI_VENDOR_ID_INTEL, 0x0a54, delay_250ms_after_flr },
 	{ PCI_VENDOR_ID_CHELSIO, PCI_ANY_ID,
-- 
2.41.0

