// Seed: 1932855733
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1[1==1];
  assign module_2.type_8 = 0;
endmodule
program module_1;
  assign id_1 = (id_1);
  assign id_1 = 1;
  module_0 modCall_1 ();
endprogram
module module_2 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3
    , id_20,
    output supply0 id_4,
    input tri id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    output wor id_10,
    output supply1 id_11
    , id_21,
    output tri0 id_12,
    output wand id_13,
    input tri id_14,
    input uwire id_15,
    output wand id_16,
    output wand id_17,
    input supply1 id_18
);
  assign id_12 = 1'b0;
  module_0 modCall_1 ();
endmodule
