\hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source}{}\doxysection{RCCEx UART4 Clock Source}
\label{group___r_c_c_ex___u_a_r_t4___clock___source}\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a10b313c60e87a4549730848c3b81e}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082c41328b9042d6dd2b5633cbc4dcd}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_HSI@{RCC\_UART4CLKSOURCE\_HSI}}
\index{RCC\_UART4CLKSOURCE\_HSI@{RCC\_UART4CLKSOURCE\_HSI}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_HSI}{RCC\_UART4CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082c41328b9042d6dd2b5633cbc4dcd}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00393}{393}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_LSE@{RCC\_UART4CLKSOURCE\_LSE}}
\index{RCC\_UART4CLKSOURCE\_LSE@{RCC\_UART4CLKSOURCE\_LSE}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_LSE}{RCC\_UART4CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00394}{394}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_PCLK1@{RCC\_UART4CLKSOURCE\_PCLK1}}
\index{RCC\_UART4CLKSOURCE\_PCLK1@{RCC\_UART4CLKSOURCE\_PCLK1}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_PCLK1}{RCC\_UART4CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00391}{391}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_SYSCLK@{RCC\_UART4CLKSOURCE\_SYSCLK}}
\index{RCC\_UART4CLKSOURCE\_SYSCLK@{RCC\_UART4CLKSOURCE\_SYSCLK}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_SYSCLK}{RCC\_UART4CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a10b313c60e87a4549730848c3b81e}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

