{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.938216",
   "Default View_TopLeft":"314,-112",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -100 -y 640 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x -100 -y 620 -defaultsOSRD
preplace port port-id_valid -pg 1 -lvl 0 -x -100 -y 1270 -defaultsOSRD
preplace port port-id_writeEn -pg 1 -lvl 0 -x -100 -y 1310 -defaultsOSRD
preplace port port-id_ena -pg 1 -lvl 10 -x 3770 -y 1480 -defaultsOSRD
preplace port port-id_valid_1 -pg 1 -lvl 0 -x -100 -y 660 -defaultsOSRD
preplace port port-id_writeEn_1 -pg 1 -lvl 0 -x -100 -y 680 -defaultsOSRD
preplace port port-id_clk_data -pg 1 -lvl 0 -x -100 -y 860 -defaultsOSRD
preplace port port-id_valid_2 -pg 1 -lvl 0 -x -100 -y 560 -defaultsOSRD
preplace port port-id_valid_3 -pg 1 -lvl 0 -x -100 -y 60 -defaultsOSRD
preplace port port-id_valid_4 -pg 1 -lvl 0 -x -100 -y -130 -defaultsOSRD
preplace port port-id_writeEn_4 -pg 1 -lvl 0 -x -100 -y -210 -defaultsOSRD
preplace portBus dataIn -pg 1 -lvl 0 -x -100 -y 1290 -defaultsOSRD
preplace portBus startAddr -pg 1 -lvl 0 -x -100 -y 1330 -defaultsOSRD
preplace portBus strideInterval -pg 1 -lvl 0 -x -100 -y 1350 -defaultsOSRD
preplace portBus startLatency -pg 1 -lvl 0 -x -100 -y 1370 -defaultsOSRD
preplace portBus endLatency -pg 1 -lvl 0 -x -100 -y 1390 -defaultsOSRD
preplace portBus gControlIn -pg 1 -lvl 0 -x -100 -y 1150 -defaultsOSRD
preplace portBus dataOut -pg 1 -lvl 10 -x 3770 -y 620 -defaultsOSRD
preplace portBus DataIn_1 -pg 1 -lvl 0 -x -100 -y 970 -defaultsOSRD
preplace portBus startLatency_1 -pg 1 -lvl 0 -x -100 -y 1030 -defaultsOSRD
preplace portBus endLatency_1 -pg 1 -lvl 0 -x -100 -y 1050 -defaultsOSRD
preplace portBus startAddr_1 -pg 1 -lvl 0 -x -100 -y 990 -defaultsOSRD
preplace portBus strideInterval_1 -pg 1 -lvl 0 -x -100 -y 780 -defaultsOSRD
preplace portBus endLatency_2 -pg 1 -lvl 0 -x -100 -y 540 -defaultsOSRD
preplace portBus startLatency_2 -pg 1 -lvl 0 -x -100 -y 520 -defaultsOSRD
preplace portBus endLatency_3 -pg 1 -lvl 0 -x -100 -y 250 -defaultsOSRD
preplace portBus startLatency_3 -pg 1 -lvl 0 -x -100 -y 230 -defaultsOSRD
preplace portBus endLatency_4 -pg 1 -lvl 0 -x -100 -y -90 -defaultsOSRD
preplace portBus startLatency_4 -pg 1 -lvl 0 -x -100 -y -30 -defaultsOSRD
preplace portBus startAddr_4 -pg 1 -lvl 0 -x -100 -y -170 -defaultsOSRD
preplace inst CONFIG_BLOCKRAM -pg 1 -lvl 9 -x 3590 -y 1350 -defaultsOSRD
preplace inst CONFIG_MEMCONTROL -pg 1 -lvl 7 -x 2850 -y 1320 -defaultsOSRD
preplace inst ARRAYTOP -pg 1 -lvl 9 -x 3590 -y 1100 -defaultsOSRD
preplace inst CADA_LaneSplit_0 -pg 1 -lvl 8 -x 3200 -y 1220 -defaultsOSRD
preplace inst LAYER_1_INPUT_BLOCKRAM -pg 1 -lvl 7 -x 2850 -y 1010 -defaultsOSRD
preplace inst LAYER_1_INPUT_DATA_MEMCONTROL -pg 1 -lvl 6 -x 2430 -y 980 -defaultsOSRD
preplace inst LAYER_1_MEM_TO_ARRAY -pg 1 -lvl 7 -x 2850 -y 820 -defaultsOSRD
preplace inst LAYER_1_CLK_MUX -pg 1 -lvl 4 -x 1360 -y 880 -defaultsOSRD
preplace inst LAYER_1_OUTPUT_MAPPER -pg 1 -lvl 1 -x 150 -y 660 -defaultsOSRD
preplace inst LAYER_2_VALID_MUX -pg 1 -lvl 3 -x 960 -y 430 -defaultsOSRD
preplace inst LAYER_2_INPUT_DATA_MEMCONTROL -pg 1 -lvl 4 -x 1360 -y 480 -defaultsOSRD
preplace inst LAYER_2_BLOCKRAM -pg 1 -lvl 6 -x 2430 -y 490 -defaultsOSRD
preplace inst LAYER_2_MEM_TO_ARRAY -pg 1 -lvl 7 -x 2850 -y 710 -defaultsOSRD
preplace inst LAYER_DATA_MUX -pg 1 -lvl 8 -x 3200 -y 840 -defaultsOSRD
preplace inst LAYER_2_OUTPUT_MAPPER -pg 1 -lvl 2 -x 550 -y 650 -defaultsOSRD
preplace inst LAYER_3_VALID_MUX -pg 1 -lvl 3 -x 960 -y 80 -defaultsOSRD
preplace inst LAYER_3_INPUT_DATA_MEMCONTROL -pg 1 -lvl 4 -x 1360 -y 180 -defaultsOSRD
preplace inst LAYER_3_BLOCKRAM -pg 1 -lvl 6 -x 2430 -y 210 -defaultsOSRD
preplace inst LAYER_2_3_INPUT_MUX -pg 1 -lvl 6 -x 2430 -y 700 -defaultsOSRD
preplace inst GCONTROLIN_BRAM -pg 1 -lvl 5 -x 1900 -y 520 -defaultsOSRD
preplace inst GCONTROLIN_MEM_CONTROL -pg 1 -lvl 5 -x 1900 -y 260 -defaultsOSRD
preplace netloc ArrayTop_0_dataOut 1 0 10 0 770 400 790 NJ 790 NJ 790 NJ 790 N 790 2650J 1140 NJ 1140 3400J 1210 3740
preplace netloc CADA_LaneSplit_0_dataOut1 1 8 1 3360 1110n
preplace netloc CADA_LaneSplit_0_dataOut2 1 8 1 3410 1130n
preplace netloc CADA_MEMControl_0_DataOut 1 7 1 3020 1220n
preplace netloc CADA_MEMControl_0_MEMEn 1 7 3 3010 1430 3440 1480 NJ
preplace netloc CADA_MEMControl_0_MEMout 1 7 2 3030 1340 NJ
preplace netloc CADA_MEMControl_0_MWMWen 1 7 2 3020 1420 NJ
preplace netloc CADA_MEMControl_0_addrOut 1 7 2 N 1300 NJ
preplace netloc CADA_MEMControl_1_DataOut 1 6 1 2680 820n
preplace netloc CADA_MEMControl_1_MEMEn 1 6 1 2590 1020n
preplace netloc CADA_MEMControl_1_MEMout 1 6 1 2630 980n
preplace netloc CADA_MEMControl_1_MWMWen 1 6 1 2600 1000n
preplace netloc CADA_MEMControl_1_addrOut 1 6 1 N 960
preplace netloc CADA_MEMControl_2_MEMEn 1 4 2 1620 50 2180
preplace netloc CADA_MEMControl_2_MEMout 1 4 2 1630 60 2200
preplace netloc CADA_MEMControl_2_MWMWen 1 4 2 1560 650 2190
preplace netloc CADA_MEMControl_2_addrOut 1 4 2 1590 0 2220
preplace netloc CONFIG_BLOCKRAM1_douta 1 4 1 1720 350n
preplace netloc CONFIG_MEMCONTROL1_MEMEn 1 4 2 1710 10 2100
preplace netloc CONFIG_MEMCONTROL1_MEMout 1 4 2 1730 110 2060
preplace netloc CONFIG_MEMCONTROL1_MWMWen 1 4 2 1700 40 2080
preplace netloc CONFIG_MEMCONTROL1_addrOut 1 4 2 1740 70 2070
preplace netloc DataIn_1_1 1 0 6 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 2070
preplace netloc HA_1BM_0_DataOut_1 1 4 3 N 880 2250 820 2670
preplace netloc HA_1BM_0_DataOut_2 1 6 1 N 700
preplace netloc HA_1BM_2_DataOut_1 1 8 1 3430 840n
preplace netloc LAYER_1_OUTPUT_MAPPER_done 1 1 7 300 750 NJ 750 NJ 750 NJ 750 2090 800 2690J 880 3020J
preplace netloc LAYER_1_OUTPUT_MAPPER_outDataOut 1 1 3 360 520 NJ 520 1160J
preplace netloc LAYER_1_OUTPUT_MAPPER_startAddr 1 1 3 390 540 790J 530 1190J
preplace netloc LAYER_1_OUTPUT_MAPPER_writeOut 1 1 3 370 480 820 510 1100
preplace netloc LAYER_2_BLOCKRAM1_douta 1 3 3 1190 -60 N -60 2270
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL1_DataOut 1 4 2 1580 90 2140
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL1_MEMEn 1 4 2 1640 100 2190
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL1_MEMout 1 4 2 1570 -20 2240
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL1_MWMWen 1 4 2 1560 -40 2250
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL1_addrOut 1 4 2 1550 -30 2260
preplace netloc LAYER_2_INPUT_DATA_MEMCONTROL_DataOut 1 4 2 1610 80 2160
preplace netloc LAYER_2_OUTPUT_MAPPER_outDataOut 1 2 2 730 160 1100J
preplace netloc LAYER_2_VALID_MUX1_DataOut_1 1 3 1 1160 80n
preplace netloc LAYER_2_VALID_MUX_DataOut_1 1 3 1 N 430
preplace netloc blk_mem_gen_0_douta 1 6 3 2690 1470 3030J 1440 3430J
preplace netloc blk_mem_gen_1_douta 1 5 2 2270 830 2640J
preplace netloc blk_mem_gen_2_douta 1 3 3 1210 -50 N -50 2230
preplace netloc clk_1 1 0 9 0 550 380 550 720J 570 1180 650 1530 -10 2210 620 2660 1150 3020J 1130 3390
preplace netloc clk_data_1 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc dataIn_1 1 0 7 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 N 1290 NJ
preplace netloc endLatency_1 1 0 7 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 N 1390 NJ
preplace netloc endLatency_1_1 1 0 6 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 N
preplace netloc endLatency_2_1 1 0 4 -60J 500 NJ 500 800J 550 NJ
preplace netloc endLatency_3_1 1 0 4 NJ 250 NJ 250 NJ 250 NJ
preplace netloc endLatency_4_1 1 0 5 -80J 330 NJ 330 NJ 330 NJ 330 N
preplace netloc mem_to_array_1_0_to_array 1 7 1 NJ 820
preplace netloc mem_to_array_2_0_to_array 1 7 1 3020 710n
preplace netloc output_mapper_2_0_done 1 2 5 NJ 660 NJ 660 N 660 2120 780 2610J
preplace netloc output_mapper_2_0_startAddr 1 2 2 700 190 NJ
preplace netloc output_mapper_2_0_writeOut 1 2 2 770 170 NJ
preplace netloc rst_1 1 0 9 -10 540 350 350 NJ 350 1170 30 1600 30 2150 810 2620 1160 3030J 1150 3420
preplace netloc startAddr_1 1 0 7 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 N 1330 NJ
preplace netloc startAddr_1_1 1 0 6 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 N
preplace netloc startAddr_4_1 1 0 5 -60J 440 NJ 440 780J 630 NJ 630 1690
preplace netloc startLatency_1 1 0 7 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 N 1370 NJ
preplace netloc startLatency_1_1 1 0 6 NJ 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 N
preplace netloc startLatency_2_1 1 0 4 -50J 510 NJ 510 740J 560 1200J
preplace netloc startLatency_3_1 1 0 4 NJ 230 NJ 230 NJ 230 NJ
preplace netloc startLatency_4_1 1 0 5 NJ -30 NJ -30 NJ -30 NJ -30 1540
preplace netloc strideInterval_1_1 1 0 6 -80J 490 NJ 490 810J 540 1150 20 1670J 20 2130
preplace netloc strideInterval_2 1 0 7 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 N 1350 NJ
preplace netloc valid_1 1 0 7 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 N 1270 NJ
preplace netloc valid_1_1 1 0 6 -30 800 NJ 800 NJ 800 1140 960 1520 930 N
preplace netloc valid_2_1 1 0 3 NJ 560 400 410 NJ
preplace netloc valid_3_1 1 0 3 NJ 60 NJ 60 NJ
preplace netloc valid_4_1 1 0 5 NJ -130 NJ -130 NJ -130 NJ -130 1650
preplace netloc writeEn_1 1 0 7 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 N 1310 NJ
preplace netloc writeEn_1_1 1 0 6 -40 760 NJ 760 NJ 760 NJ 760 N 760 2080
preplace netloc writeEn_4_1 1 0 5 NJ -210 NJ -210 NJ -210 NJ -210 1660
preplace netloc CONFIG_MEMCONTROL1_DataOut 1 5 4 2170J 340 NJ 340 NJ 340 3440
preplace netloc gControlIn_1 1 0 5 -20J 530 NJ 530 710J 640 NJ 640 1680
levelinfo -pg 1 -100 150 550 960 1360 1900 2430 2850 3200 3590 3770
pagesize -pg 1 -db -bbox -sgen -300 -230 3920 1540
"
}
0
