# do {accu_tb_simulate.do}
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -do "do {accu_tb_simulate.do}" -l simulate.log 
# Start time: 11:15:22 on Jan 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.accu_tb(behav)
# Loading xil_defaultlib.accu(behav)
# ** Fatal: (vsim-3817) Port "af_en" of entity "accu" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /accu_tb/accum_dut File: ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/ACCU.vhd Line: 53
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./accu_tb_simulate.do PAUSED at line 9
# End time: 11:15:27 on Jan 29,2021, Elapsed time: 0:00:05
# Errors: 1, Warnings: 0
