set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FG.vo FG_v.sdo}}
	{{"Fast Model"} {FG_fast.vo FG_v_fast.sdo}}
}
