{
  "module_name": "cache.json",
  "hash_id": "7ade5a015588c8b3242cb4a6b8f33a0c75303dcd9908b349c57adcf139cc37c0",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/cache.json",
  "human_readable_source": "[\n  {\n    \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L1D_CACHE\"\n  },\n  {\n    \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L1I_CACHE\"\n  },\n  {\n    \"ArchStdEvent\": \"L1D_CACHE_WB\"\n  },\n  {\n    \"ArchStdEvent\": \"L2D_CACHE\"\n  },\n  {\n    \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L2D_CACHE_WB\"\n  },\n  {\n    \"ArchStdEvent\": \"L2D_TLB_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L2I_TLB_REFILL\"\n  },\n  {\n    \"ArchStdEvent\": \"L2D_TLB\"\n  },\n  {\n    \"ArchStdEvent\": \"L2I_TLB\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L1D_CACHE_REFILL caused by software or hardware prefetch.\",\n    \"EventCode\": \"0x49\",\n    \"EventName\": \"L1D_CACHE_REFILL_PRF\",\n    \"BriefDescription\": \"This event counts L1D_CACHE_REFILL caused by software or hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L2D_CACHE_REFILL caused by software or hardware prefetch.\",\n    \"EventCode\": \"0x59\",\n    \"EventName\": \"L2D_CACHE_REFILL_PRF\",\n    \"BriefDescription\": \"This event counts L2D_CACHE_REFILL caused by software or hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L1D_CACHE_REFILL caused by demand access.\",\n    \"EventCode\": \"0x200\",\n    \"EventName\": \"L1D_CACHE_REFILL_DM\",\n    \"BriefDescription\": \"This event counts L1D_CACHE_REFILL caused by demand access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L1D_CACHE_REFILL caused by hardware prefetch.\",\n    \"EventCode\": \"0x202\",\n    \"EventName\": \"L1D_CACHE_REFILL_HWPRF\",\n    \"BriefDescription\": \"This event counts L1D_CACHE_REFILL caused by hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts outstanding L1D cache miss requests per cycle.\",\n    \"EventCode\": \"0x208\",\n    \"EventName\": \"L1_MISS_WAIT\",\n    \"BriefDescription\": \"This event counts outstanding L1D cache miss requests per cycle.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts outstanding L1I cache miss requests per cycle.\",\n    \"EventCode\": \"0x209\",\n    \"EventName\": \"L1I_MISS_WAIT\",\n    \"BriefDescription\": \"This event counts outstanding L1I cache miss requests per cycle.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L2D_CACHE_REFILL caused by demand access.\",\n    \"EventCode\": \"0x300\",\n    \"EventName\": \"L2D_CACHE_REFILL_DM\",\n    \"BriefDescription\": \"This event counts L2D_CACHE_REFILL caused by demand access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts L2D_CACHE_REFILL caused by hardware prefetch.\",\n    \"EventCode\": \"0x302\",\n    \"EventName\": \"L2D_CACHE_REFILL_HWPRF\",\n    \"BriefDescription\": \"This event counts L2D_CACHE_REFILL caused by hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts outstanding L2 cache miss requests per cycle.\",\n    \"EventCode\": \"0x308\",\n    \"EventName\": \"L2_MISS_WAIT\",\n    \"BriefDescription\": \"This event counts outstanding L2 cache miss requests per cycle.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of times of L2 cache miss.\",\n    \"EventCode\": \"0x309\",\n    \"EventName\": \"L2_MISS_COUNT\",\n    \"BriefDescription\": \"This event counts the number of times of L2 cache miss.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.\",\n    \"EventCode\": \"0x325\",\n    \"EventName\": \"L2D_SWAP_DM\",\n    \"BriefDescription\": \"This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.\",\n    \"EventCode\": \"0x326\",\n    \"EventName\": \"L2D_CACHE_MIBMCH_PRF\",\n    \"BriefDescription\": \"This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.\",\n    \"EventCode\": \"0x396\",\n    \"EventName\": \"L2D_CACHE_SWAP_LOCAL\",\n    \"BriefDescription\": \"This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts energy consumption per cycle of L2 cache.\",\n    \"EventCode\": \"0x3E0\",\n    \"EventName\": \"EA_L2\",\n    \"BriefDescription\": \"This event counts energy consumption per cycle of L2 cache.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}