git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2021_prelimily_univ_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462750452
git clone --depth 1 --no-tags https://github.com/JoeRock1298/SID-Laboratories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461853014
git clone --depth 1 --no-tags https://github.com/code-matrix-au/Xilinx-FPGA-Tennis-Scoring-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462245419
git clone --depth 1 --no-tags https://github.com/qijiyu1613/ji-chuang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463714852
git clone --depth 1 --no-tags https://github.com/AlanHJH/trabVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463931610
git clone --depth 1 --no-tags https://github.com/seongwon980/Verliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459501187
git clone --depth 1 --no-tags https://github.com/joaovclobo/TP1-ISLD-DECODIFICADOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459788111
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460663963
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460342498
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/Hadd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459575948
git clone --depth 1 --no-tags https://github.com/lazarvulic99/Verilog---Module-synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459800143
git clone --depth 1 --no-tags https://github.com/sg05060/SDS_A_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459972569
git clone --depth 1 --no-tags https://github.com/ikbalyazici/GTU---Computer-Organizaton-Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459980408
git clone --depth 1 --no-tags https://github.com/JoeRock1298/PSFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461247768
git clone --depth 1 --no-tags https://github.com/yy-dla/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456552388
git clone --depth 1 --no-tags https://github.com/rdelozier/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457581410
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/pwm_openmpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464389943
git clone --depth 1 --no-tags https://github.com/raadkhan/Link-IO-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464324960
git clone --depth 1 --no-tags https://github.com/ashaki345/Sequence_Detector_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463999341
git clone --depth 1 --no-tags https://github.com/methodist20122016/OracleDBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464057626
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/RFTC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464089711
git clone --depth 1 --no-tags https://github.com/dunicadavid/BaggageDrop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465239239
git clone --depth 1 --no-tags https://github.com/makeprtps/SigOne5c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466186773
git clone --depth 1 --no-tags https://github.com/channel104257/TaipeiTech-Digital-Logic-Design-Experiments-297208.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466032977
git clone --depth 1 --no-tags https://github.com/dOwOb1212/NCU_DSD_2022_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466060519
git clone --depth 1 --no-tags https://github.com/ashhissh/Crypto_Fpga_Summer_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466062205
git clone --depth 1 --no-tags https://github.com/18521449/Deep-Q-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464895429
git clone --depth 1 --no-tags https://github.com/ahadali-10x/RISC-V_Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464180018
git clone --depth 1 --no-tags https://github.com/SaadiaNaaz/4---bit-comparator-with-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468301726
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468530691
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467687620
git clone --depth 1 --no-tags https://github.com/J0J000/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468243196
git clone --depth 1 --no-tags https://github.com/Mansiss/Vending-Machine-using-Mixed-Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466816645
git clone --depth 1 --no-tags https://github.com/vinisha2410/3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467174504
git clone --depth 1 --no-tags https://github.com/Akashk21/Johnson-Ring-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468022490
git clone --depth 1 --no-tags https://github.com/fleetingflatcher/DryerControlChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468102716
git clone --depth 1 --no-tags https://github.com/california-polytechnic-university/ECE3300_SPRING_2022_GROUP_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456379685
git clone --depth 1 --no-tags https://github.com/mahiru23/31cpu-static.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462262590
git clone --depth 1 --no-tags https://github.com/yaseminmenan/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460567916
git clone --depth 1 --no-tags https://github.com/ankitajaswal/CSUSProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461042986
git clone --depth 1 --no-tags https://github.com/Nyanm/Relic-DigitalElectronicsExp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464306193
git clone --depth 1 --no-tags https://github.com/Mahmoud8Saied/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464359101
git clone --depth 1 --no-tags https://github.com/Romanchukk/clockonfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461018215
git clone --depth 1 --no-tags https://github.com/RonKrakovsky/HDMI_RGB_DE10Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464151485
git clone --depth 1 --no-tags https://github.com/shaurya0406/IETE_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456002453
git clone --depth 1 --no-tags https://github.com/void7920/Sequential_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456154896
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/ICDesign_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460831792
git clone --depth 1 --no-tags https://github.com/Ranaihab/ALU-N-bit-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461880898
git clone --depth 1 --no-tags https://github.com/iangohy/50002-1D-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466426575
git clone --depth 1 --no-tags https://github.com/Akhil-DR/Full_adder_Analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466186152
git clone --depth 1 --no-tags https://github.com/ryanholz/VLSI2HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466302768
git clone --depth 1 --no-tags https://github.com/raadkhan/Audio-Streamer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467342569
git clone --depth 1 --no-tags https://github.com/h-asawa/DES-Algorithm-Using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466143683
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/4-Stage-Pipelined-16-bit-FP-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466844761
git clone --depth 1 --no-tags https://github.com/asigourou/Basic-Implementations-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467082819
git clone --depth 1 --no-tags https://github.com/CyberSoul21/digital-systems-I-final-project-UNAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467226171
git clone --depth 1 --no-tags https://github.com/antoniotabacu/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466492473
git clone --depth 1 --no-tags https://github.com/Shrey0601/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466665822
git clone --depth 1 --no-tags https://github.com/AliBadry/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468096056
git clone --depth 1 --no-tags https://github.com/O-Shaheen/RISCV-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458776990
git clone --depth 1 --no-tags https://github.com/youssefhesham200/Arithmetic-Logic-Unit-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457923013
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest_2010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457708111
git clone --depth 1 --no-tags https://github.com/Crazy2code15/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457331459
git clone --depth 1 --no-tags https://github.com/2v/verilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458208177
git clone --depth 1 --no-tags https://github.com/daniilpeshkov/calsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459701649
git clone --depth 1 --no-tags https://github.com/AlonsoRS/ARMprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465931898
git clone --depth 1 --no-tags https://github.com/bhargav1236/picorv32-sv-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468364401
git clone --depth 1 --no-tags https://github.com/MeanPaper/ECE385_Escape_From_Meteorites.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464079745
git clone --depth 1 --no-tags https://github.com/cennetceylan19/FPGA-Verilog-Giris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456157866
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA-A2-7Segment-133Mhz-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456167894
git clone --depth 1 --no-tags https://github.com/busrayass/GraduationProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462897417
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/filter-jl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463199985
git clone --depth 1 --no-tags https://github.com/Novandhika/Tugas_PKK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463215822
git clone --depth 1 --no-tags https://github.com/DemonSunDa/MouseDriver_DSL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463299382
git clone --depth 1 --no-tags https://github.com/lusiyuan-github/Cortex_M0_jichuang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463421462
git clone --depth 1 --no-tags https://github.com/BobLouis/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464416655
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462442340
git clone --depth 1 --no-tags https://github.com/Interestle/Misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461620575
git clone --depth 1 --no-tags https://github.com/EmergentComplexity/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461573854
git clone --depth 1 --no-tags https://github.com/SyThulasi/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461579257
git clone --depth 1 --no-tags https://github.com/sneakyaardvark/p2-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464991782
git clone --depth 1 --no-tags https://github.com/bedros/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465050356
git clone --depth 1 --no-tags https://github.com/vladandreiy/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465067219
git clone --depth 1 --no-tags https://github.com/NishantSahay123/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461461206
git clone --depth 1 --no-tags https://github.com/jc123488/E_ICC2019_priliminary_univ_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465619773
git clone --depth 1 --no-tags https://github.com/mean0705/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465738517
git clone --depth 1 --no-tags https://github.com/yell0101/CoAsia_OJT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467319921
git clone --depth 1 --no-tags https://github.com/WillyChennnn/B_ICC2013_preliminary_grad_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467374360
git clone --depth 1 --no-tags https://github.com/beiming0110/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468418424
git clone --depth 1 --no-tags https://github.com/sunjian2187/Posit_Decoder_LDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466220378
git clone --depth 1 --no-tags https://github.com/vinayguggeri/JK-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466136517
git clone --depth 1 --no-tags https://github.com/visionvlsi/verilogexamplesjntulab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466671168
git clone --depth 1 --no-tags https://github.com/JoseZhang0210/CS225.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467105452
git clone --depth 1 --no-tags https://github.com/gyxxc/0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467805171
git clone --depth 1 --no-tags https://github.com/MariaKlimova/DREC_FPGA_TASKS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467896994
git clone --depth 1 --no-tags https://github.com/RVVeliscu/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468514588
git clone --depth 1 --no-tags https://github.com/ChinhBean/VLSI_2021.1_UART8_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457217036
git clone --depth 1 --no-tags https://github.com/alpharmike/cordic-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458779348
git clone --depth 1 --no-tags https://github.com/louisdumontlouis/error_checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458894703
