0.7
2020.2
Nov 18 2020
09:20:35
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/AXI_GPIO.gen/sources_1/ip/signed_adder/sim/signed_adder.vhd,1661454426,vhdl,,,,signed_adder,,,,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/AXI_GPIO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/src/code/Adder.v,1661454651,verilog,,/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/src/sim/Adder_tb.v,,Adder,,,,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/src/sim/Adder_tb.v,1661455642,verilog,,,,Adder_tb,,,,,,,,
