$date
	Thu Oct 05 17:19:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Majority_t $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module major $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % temp4 $end
$var wire 1 & temp3 $end
$var wire 1 ' temp2 $end
$var wire 1 ( temp1 $end
$var wire 1 ! out $end
$scope module A1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ( out $end
$var wire 1 ) temp $end
$upscope $end
$scope module A2 $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 ' out $end
$var wire 1 * temp $end
$upscope $end
$scope module A3 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & out $end
$var wire 1 + temp $end
$upscope $end
$scope module O1 $end
$var wire 1 ( a $end
$var wire 1 ' b $end
$var wire 1 % out $end
$var wire 1 , temp1 $end
$var wire 1 - temp2 $end
$upscope $end
$scope module O2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! out $end
$var wire 1 . temp1 $end
$var wire 1 / temp2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
1-
1,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1$
#2000
1#
0$
#3000
1!
0/
1&
0+
1$
#4000
0!
1/
0&
1+
1"
0#
0$
#5000
1!
0.
1%
0-
1'
0*
1$
#6000
0,
1-
1(
0'
0)
1*
1#
0$
#7000
0-
0/
1'
1&
0*
0+
1$
#8000
0!
1.
0%
1,
1-
1/
0(
0'
0&
1)
1*
1+
0"
0#
0$
#9000
