######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_system_mem
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
fscan_byprst_b	1		in
fscan_clkungate	1		in
fscan_rstbypen	1		in
hqm_pwrgood_rst_b	1		in
powergood_rst_b	1		in
rf_alarm_vf_synd0_isol_en	1		in
rf_alarm_vf_synd0_pwr_enable_b_in	1		in
rf_alarm_vf_synd0_pwr_enable_b_out	1		out
rf_alarm_vf_synd0_raddr	[3:0]		in
rf_alarm_vf_synd0_rclk	1		in
rf_alarm_vf_synd0_rclk_rst_n	1		in
rf_alarm_vf_synd0_rdata	[29:0]		out
rf_alarm_vf_synd0_re	1		in
rf_alarm_vf_synd0_waddr	[3:0]		in
rf_alarm_vf_synd0_wclk	1		in
rf_alarm_vf_synd0_wclk_rst_n	1		in
rf_alarm_vf_synd0_wdata	[29:0]		in
rf_alarm_vf_synd0_we	1		in
rf_alarm_vf_synd1_isol_en	1		in
rf_alarm_vf_synd1_pwr_enable_b_in	1		in
rf_alarm_vf_synd1_pwr_enable_b_out	1		out
rf_alarm_vf_synd1_raddr	[3:0]		in
rf_alarm_vf_synd1_rclk	1		in
rf_alarm_vf_synd1_rclk_rst_n	1		in
rf_alarm_vf_synd1_rdata	[31:0]		out
rf_alarm_vf_synd1_re	1		in
rf_alarm_vf_synd1_waddr	[3:0]		in
rf_alarm_vf_synd1_wclk	1		in
rf_alarm_vf_synd1_wclk_rst_n	1		in
rf_alarm_vf_synd1_wdata	[31:0]		in
rf_alarm_vf_synd1_we	1		in
rf_alarm_vf_synd2_isol_en	1		in
rf_alarm_vf_synd2_pwr_enable_b_in	1		in
rf_alarm_vf_synd2_pwr_enable_b_out	1		out
rf_alarm_vf_synd2_raddr	[3:0]		in
rf_alarm_vf_synd2_rclk	1		in
rf_alarm_vf_synd2_rclk_rst_n	1		in
rf_alarm_vf_synd2_rdata	[31:0]		out
rf_alarm_vf_synd2_re	1		in
rf_alarm_vf_synd2_waddr	[3:0]		in
rf_alarm_vf_synd2_wclk	1		in
rf_alarm_vf_synd2_wclk_rst_n	1		in
rf_alarm_vf_synd2_wdata	[31:0]		in
rf_alarm_vf_synd2_we	1		in
rf_aqed_chp_sch_rx_sync_mem_isol_en	1		in
rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_in	1		in
rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_out	1		out
rf_aqed_chp_sch_rx_sync_mem_raddr	[1:0]		in
rf_aqed_chp_sch_rx_sync_mem_rclk	1		in
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n	1		in
rf_aqed_chp_sch_rx_sync_mem_rdata	[178:0]		out
rf_aqed_chp_sch_rx_sync_mem_re	1		in
rf_aqed_chp_sch_rx_sync_mem_waddr	[1:0]		in
rf_aqed_chp_sch_rx_sync_mem_wclk	1		in
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n	1		in
rf_aqed_chp_sch_rx_sync_mem_wdata	[178:0]		in
rf_aqed_chp_sch_rx_sync_mem_we	1		in
rf_chp_chp_rop_hcw_fifo_mem_isol_en	1		in
rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_in	1		in
rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_out	1		out
rf_chp_chp_rop_hcw_fifo_mem_raddr	[3:0]		in
rf_chp_chp_rop_hcw_fifo_mem_rclk	1		in
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n	1		in
rf_chp_chp_rop_hcw_fifo_mem_rdata	[200:0]		out
rf_chp_chp_rop_hcw_fifo_mem_re	1		in
rf_chp_chp_rop_hcw_fifo_mem_waddr	[3:0]		in
rf_chp_chp_rop_hcw_fifo_mem_wclk	1		in
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n	1		in
rf_chp_chp_rop_hcw_fifo_mem_wdata	[200:0]		in
rf_chp_chp_rop_hcw_fifo_mem_we	1		in
rf_chp_lsp_ap_cmp_fifo_mem_isol_en	1		in
rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_in	1		in
rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_out	1		out
rf_chp_lsp_ap_cmp_fifo_mem_raddr	[3:0]		in
rf_chp_lsp_ap_cmp_fifo_mem_rclk	1		in
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n	1		in
rf_chp_lsp_ap_cmp_fifo_mem_rdata	[73:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_re	1		in
rf_chp_lsp_ap_cmp_fifo_mem_waddr	[3:0]		in
rf_chp_lsp_ap_cmp_fifo_mem_wclk	1		in
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n	1		in
rf_chp_lsp_ap_cmp_fifo_mem_wdata	[73:0]		in
rf_chp_lsp_ap_cmp_fifo_mem_we	1		in
rf_chp_lsp_tok_fifo_mem_isol_en	1		in
rf_chp_lsp_tok_fifo_mem_pwr_enable_b_in	1		in
rf_chp_lsp_tok_fifo_mem_pwr_enable_b_out	1		out
rf_chp_lsp_tok_fifo_mem_raddr	[3:0]		in
rf_chp_lsp_tok_fifo_mem_rclk	1		in
rf_chp_lsp_tok_fifo_mem_rclk_rst_n	1		in
rf_chp_lsp_tok_fifo_mem_rdata	[28:0]		out
rf_chp_lsp_tok_fifo_mem_re	1		in
rf_chp_lsp_tok_fifo_mem_waddr	[3:0]		in
rf_chp_lsp_tok_fifo_mem_wclk	1		in
rf_chp_lsp_tok_fifo_mem_wclk_rst_n	1		in
rf_chp_lsp_tok_fifo_mem_wdata	[28:0]		in
rf_chp_lsp_tok_fifo_mem_we	1		in
rf_chp_sys_tx_fifo_mem_isol_en	1		in
rf_chp_sys_tx_fifo_mem_pwr_enable_b_in	1		in
rf_chp_sys_tx_fifo_mem_pwr_enable_b_out	1		out
rf_chp_sys_tx_fifo_mem_raddr	[2:0]		in
rf_chp_sys_tx_fifo_mem_rclk	1		in
rf_chp_sys_tx_fifo_mem_rclk_rst_n	1		in
rf_chp_sys_tx_fifo_mem_rdata	[199:0]		out
rf_chp_sys_tx_fifo_mem_re	1		in
rf_chp_sys_tx_fifo_mem_waddr	[2:0]		in
rf_chp_sys_tx_fifo_mem_wclk	1		in
rf_chp_sys_tx_fifo_mem_wclk_rst_n	1		in
rf_chp_sys_tx_fifo_mem_wdata	[199:0]		in
rf_chp_sys_tx_fifo_mem_we	1		in
rf_cmp_id_chk_enbl_mem_isol_en	1		in
rf_cmp_id_chk_enbl_mem_pwr_enable_b_in	1		in
rf_cmp_id_chk_enbl_mem_pwr_enable_b_out	1		out
rf_cmp_id_chk_enbl_mem_raddr	[5:0]		in
rf_cmp_id_chk_enbl_mem_rclk	1		in
rf_cmp_id_chk_enbl_mem_rclk_rst_n	1		in
rf_cmp_id_chk_enbl_mem_rdata	[1:0]		out
rf_cmp_id_chk_enbl_mem_re	1		in
rf_cmp_id_chk_enbl_mem_waddr	[5:0]		in
rf_cmp_id_chk_enbl_mem_wclk	1		in
rf_cmp_id_chk_enbl_mem_wclk_rst_n	1		in
rf_cmp_id_chk_enbl_mem_wdata	[1:0]		in
rf_cmp_id_chk_enbl_mem_we	1		in
rf_count_rmw_pipe_dir_mem_isol_en	1		in
rf_count_rmw_pipe_dir_mem_pwr_enable_b_in	1		in
rf_count_rmw_pipe_dir_mem_pwr_enable_b_out	1		out
rf_count_rmw_pipe_dir_mem_raddr	[5:0]		in
rf_count_rmw_pipe_dir_mem_rclk	1		in
rf_count_rmw_pipe_dir_mem_rclk_rst_n	1		in
rf_count_rmw_pipe_dir_mem_rdata	[15:0]		out
rf_count_rmw_pipe_dir_mem_re	1		in
rf_count_rmw_pipe_dir_mem_waddr	[5:0]		in
rf_count_rmw_pipe_dir_mem_wclk	1		in
rf_count_rmw_pipe_dir_mem_wclk_rst_n	1		in
rf_count_rmw_pipe_dir_mem_wdata	[15:0]		in
rf_count_rmw_pipe_dir_mem_we	1		in
rf_count_rmw_pipe_ldb_mem_isol_en	1		in
rf_count_rmw_pipe_ldb_mem_pwr_enable_b_in	1		in
rf_count_rmw_pipe_ldb_mem_pwr_enable_b_out	1		out
rf_count_rmw_pipe_ldb_mem_raddr	[5:0]		in
rf_count_rmw_pipe_ldb_mem_rclk	1		in
rf_count_rmw_pipe_ldb_mem_rclk_rst_n	1		in
rf_count_rmw_pipe_ldb_mem_rdata	[15:0]		out
rf_count_rmw_pipe_ldb_mem_re	1		in
rf_count_rmw_pipe_ldb_mem_waddr	[5:0]		in
rf_count_rmw_pipe_ldb_mem_wclk	1		in
rf_count_rmw_pipe_ldb_mem_wclk_rst_n	1		in
rf_count_rmw_pipe_ldb_mem_wdata	[15:0]		in
rf_count_rmw_pipe_ldb_mem_we	1		in
rf_count_rmw_pipe_wd_dir_mem_isol_en	1		in
rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_in	1		in
rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_out	1		out
rf_count_rmw_pipe_wd_dir_mem_raddr	[5:0]		in
rf_count_rmw_pipe_wd_dir_mem_rclk	1		in
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n	1		in
rf_count_rmw_pipe_wd_dir_mem_rdata	[9:0]		out
rf_count_rmw_pipe_wd_dir_mem_re	1		in
rf_count_rmw_pipe_wd_dir_mem_waddr	[5:0]		in
rf_count_rmw_pipe_wd_dir_mem_wclk	1		in
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n	1		in
rf_count_rmw_pipe_wd_dir_mem_wdata	[9:0]		in
rf_count_rmw_pipe_wd_dir_mem_we	1		in
rf_count_rmw_pipe_wd_ldb_mem_isol_en	1		in
rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_in	1		in
rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_out	1		out
rf_count_rmw_pipe_wd_ldb_mem_raddr	[5:0]		in
rf_count_rmw_pipe_wd_ldb_mem_rclk	1		in
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n	1		in
rf_count_rmw_pipe_wd_ldb_mem_rdata	[9:0]		out
rf_count_rmw_pipe_wd_ldb_mem_re	1		in
rf_count_rmw_pipe_wd_ldb_mem_waddr	[5:0]		in
rf_count_rmw_pipe_wd_ldb_mem_wclk	1		in
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n	1		in
rf_count_rmw_pipe_wd_ldb_mem_wdata	[9:0]		in
rf_count_rmw_pipe_wd_ldb_mem_we	1		in
rf_dir_cq_depth_isol_en	1		in
rf_dir_cq_depth_pwr_enable_b_in	1		in
rf_dir_cq_depth_pwr_enable_b_out	1		out
rf_dir_cq_depth_raddr	[5:0]		in
rf_dir_cq_depth_rclk	1		in
rf_dir_cq_depth_rclk_rst_n	1		in
rf_dir_cq_depth_rdata	[12:0]		out
rf_dir_cq_depth_re	1		in
rf_dir_cq_depth_waddr	[5:0]		in
rf_dir_cq_depth_wclk	1		in
rf_dir_cq_depth_wclk_rst_n	1		in
rf_dir_cq_depth_wdata	[12:0]		in
rf_dir_cq_depth_we	1		in
rf_dir_cq_intr_thresh_isol_en	1		in
rf_dir_cq_intr_thresh_pwr_enable_b_in	1		in
rf_dir_cq_intr_thresh_pwr_enable_b_out	1		out
rf_dir_cq_intr_thresh_raddr	[5:0]		in
rf_dir_cq_intr_thresh_rclk	1		in
rf_dir_cq_intr_thresh_rclk_rst_n	1		in
rf_dir_cq_intr_thresh_rdata	[14:0]		out
rf_dir_cq_intr_thresh_re	1		in
rf_dir_cq_intr_thresh_waddr	[5:0]		in
rf_dir_cq_intr_thresh_wclk	1		in
rf_dir_cq_intr_thresh_wclk_rst_n	1		in
rf_dir_cq_intr_thresh_wdata	[14:0]		in
rf_dir_cq_intr_thresh_we	1		in
rf_dir_cq_token_depth_select_isol_en	1		in
rf_dir_cq_token_depth_select_pwr_enable_b_in	1		in
rf_dir_cq_token_depth_select_pwr_enable_b_out	1		out
rf_dir_cq_token_depth_select_raddr	[5:0]		in
rf_dir_cq_token_depth_select_rclk	1		in
rf_dir_cq_token_depth_select_rclk_rst_n	1		in
rf_dir_cq_token_depth_select_rdata	[5:0]		out
rf_dir_cq_token_depth_select_re	1		in
rf_dir_cq_token_depth_select_waddr	[5:0]		in
rf_dir_cq_token_depth_select_wclk	1		in
rf_dir_cq_token_depth_select_wclk_rst_n	1		in
rf_dir_cq_token_depth_select_wdata	[5:0]		in
rf_dir_cq_token_depth_select_we	1		in
rf_dir_cq_wptr_isol_en	1		in
rf_dir_cq_wptr_pwr_enable_b_in	1		in
rf_dir_cq_wptr_pwr_enable_b_out	1		out
rf_dir_cq_wptr_raddr	[5:0]		in
rf_dir_cq_wptr_rclk	1		in
rf_dir_cq_wptr_rclk_rst_n	1		in
rf_dir_cq_wptr_rdata	[12:0]		out
rf_dir_cq_wptr_re	1		in
rf_dir_cq_wptr_waddr	[5:0]		in
rf_dir_cq_wptr_wclk	1		in
rf_dir_cq_wptr_wclk_rst_n	1		in
rf_dir_cq_wptr_wdata	[12:0]		in
rf_dir_cq_wptr_we	1		in
rf_dir_rply_req_fifo_mem_isol_en	1		in
rf_dir_rply_req_fifo_mem_pwr_enable_b_in	1		in
rf_dir_rply_req_fifo_mem_pwr_enable_b_out	1		out
rf_dir_rply_req_fifo_mem_raddr	[2:0]		in
rf_dir_rply_req_fifo_mem_rclk	1		in
rf_dir_rply_req_fifo_mem_rclk_rst_n	1		in
rf_dir_rply_req_fifo_mem_rdata	[59:0]		out
rf_dir_rply_req_fifo_mem_re	1		in
rf_dir_rply_req_fifo_mem_waddr	[2:0]		in
rf_dir_rply_req_fifo_mem_wclk	1		in
rf_dir_rply_req_fifo_mem_wclk_rst_n	1		in
rf_dir_rply_req_fifo_mem_wdata	[59:0]		in
rf_dir_rply_req_fifo_mem_we	1		in
rf_dir_wb0_isol_en	1		in
rf_dir_wb0_pwr_enable_b_in	1		in
rf_dir_wb0_pwr_enable_b_out	1		out
rf_dir_wb0_raddr	[5:0]		in
rf_dir_wb0_rclk	1		in
rf_dir_wb0_rclk_rst_n	1		in
rf_dir_wb0_rdata	[143:0]		out
rf_dir_wb0_re	1		in
rf_dir_wb0_waddr	[5:0]		in
rf_dir_wb0_wclk	1		in
rf_dir_wb0_wclk_rst_n	1		in
rf_dir_wb0_wdata	[143:0]		in
rf_dir_wb0_we	1		in
rf_dir_wb1_isol_en	1		in
rf_dir_wb1_pwr_enable_b_in	1		in
rf_dir_wb1_pwr_enable_b_out	1		out
rf_dir_wb1_raddr	[5:0]		in
rf_dir_wb1_rclk	1		in
rf_dir_wb1_rclk_rst_n	1		in
rf_dir_wb1_rdata	[143:0]		out
rf_dir_wb1_re	1		in
rf_dir_wb1_waddr	[5:0]		in
rf_dir_wb1_wclk	1		in
rf_dir_wb1_wclk_rst_n	1		in
rf_dir_wb1_wdata	[143:0]		in
rf_dir_wb1_we	1		in
rf_dir_wb2_isol_en	1		in
rf_dir_wb2_pwr_enable_b_in	1		in
rf_dir_wb2_pwr_enable_b_out	1		out
rf_dir_wb2_raddr	[5:0]		in
rf_dir_wb2_rclk	1		in
rf_dir_wb2_rclk_rst_n	1		in
rf_dir_wb2_rdata	[143:0]		out
rf_dir_wb2_re	1		in
rf_dir_wb2_waddr	[5:0]		in
rf_dir_wb2_wclk	1		in
rf_dir_wb2_wclk_rst_n	1		in
rf_dir_wb2_wdata	[143:0]		in
rf_dir_wb2_we	1		in
rf_hcw_enq_fifo_isol_en	1		in
rf_hcw_enq_fifo_pwr_enable_b_in	1		in
rf_hcw_enq_fifo_pwr_enable_b_out	1		out
rf_hcw_enq_fifo_raddr	[7:0]		in
rf_hcw_enq_fifo_rclk	1		in
rf_hcw_enq_fifo_rclk_rst_n	1		in
rf_hcw_enq_fifo_rdata	[166:0]		out
rf_hcw_enq_fifo_re	1		in
rf_hcw_enq_fifo_waddr	[7:0]		in
rf_hcw_enq_fifo_wclk	1		in
rf_hcw_enq_fifo_wclk_rst_n	1		in
rf_hcw_enq_fifo_wdata	[166:0]		in
rf_hcw_enq_fifo_we	1		in
rf_hcw_enq_w_rx_sync_mem_isol_en	1		in
rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_in	1		in
rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_out	1		out
rf_hcw_enq_w_rx_sync_mem_raddr	[3:0]		in
rf_hcw_enq_w_rx_sync_mem_rclk	1		in
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n	1		in
rf_hcw_enq_w_rx_sync_mem_rdata	[159:0]		out
rf_hcw_enq_w_rx_sync_mem_re	1		in
rf_hcw_enq_w_rx_sync_mem_waddr	[3:0]		in
rf_hcw_enq_w_rx_sync_mem_wclk	1		in
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n	1		in
rf_hcw_enq_w_rx_sync_mem_wdata	[159:0]		in
rf_hcw_enq_w_rx_sync_mem_we	1		in
rf_hist_list_a_minmax_isol_en	1		in
rf_hist_list_a_minmax_pwr_enable_b_in	1		in
rf_hist_list_a_minmax_pwr_enable_b_out	1		out
rf_hist_list_a_minmax_raddr	[5:0]		in
rf_hist_list_a_minmax_rclk	1		in
rf_hist_list_a_minmax_rclk_rst_n	1		in
rf_hist_list_a_minmax_rdata	[29:0]		out
rf_hist_list_a_minmax_re	1		in
rf_hist_list_a_minmax_waddr	[5:0]		in
rf_hist_list_a_minmax_wclk	1		in
rf_hist_list_a_minmax_wclk_rst_n	1		in
rf_hist_list_a_minmax_wdata	[29:0]		in
rf_hist_list_a_minmax_we	1		in
rf_hist_list_a_ptr_isol_en	1		in
rf_hist_list_a_ptr_pwr_enable_b_in	1		in
rf_hist_list_a_ptr_pwr_enable_b_out	1		out
rf_hist_list_a_ptr_raddr	[5:0]		in
rf_hist_list_a_ptr_rclk	1		in
rf_hist_list_a_ptr_rclk_rst_n	1		in
rf_hist_list_a_ptr_rdata	[31:0]		out
rf_hist_list_a_ptr_re	1		in
rf_hist_list_a_ptr_waddr	[5:0]		in
rf_hist_list_a_ptr_wclk	1		in
rf_hist_list_a_ptr_wclk_rst_n	1		in
rf_hist_list_a_ptr_wdata	[31:0]		in
rf_hist_list_a_ptr_we	1		in
rf_hist_list_minmax_isol_en	1		in
rf_hist_list_minmax_pwr_enable_b_in	1		in
rf_hist_list_minmax_pwr_enable_b_out	1		out
rf_hist_list_minmax_raddr	[5:0]		in
rf_hist_list_minmax_rclk	1		in
rf_hist_list_minmax_rclk_rst_n	1		in
rf_hist_list_minmax_rdata	[29:0]		out
rf_hist_list_minmax_re	1		in
rf_hist_list_minmax_waddr	[5:0]		in
rf_hist_list_minmax_wclk	1		in
rf_hist_list_minmax_wclk_rst_n	1		in
rf_hist_list_minmax_wdata	[29:0]		in
rf_hist_list_minmax_we	1		in
rf_hist_list_ptr_isol_en	1		in
rf_hist_list_ptr_pwr_enable_b_in	1		in
rf_hist_list_ptr_pwr_enable_b_out	1		out
rf_hist_list_ptr_raddr	[5:0]		in
rf_hist_list_ptr_rclk	1		in
rf_hist_list_ptr_rclk_rst_n	1		in
rf_hist_list_ptr_rdata	[31:0]		out
rf_hist_list_ptr_re	1		in
rf_hist_list_ptr_waddr	[5:0]		in
rf_hist_list_ptr_wclk	1		in
rf_hist_list_ptr_wclk_rst_n	1		in
rf_hist_list_ptr_wdata	[31:0]		in
rf_hist_list_ptr_we	1		in
rf_ibcpl_data_fifo_raddr	[7:0]		in
rf_ibcpl_data_fifo_rclk	1		in
rf_ibcpl_data_fifo_rclk_rst_n	1		in
rf_ibcpl_data_fifo_rdata	[65:0]		out
rf_ibcpl_data_fifo_re	1		in
rf_ibcpl_data_fifo_waddr	[7:0]		in
rf_ibcpl_data_fifo_wclk	1		in
rf_ibcpl_data_fifo_wclk_rst_n	1		in
rf_ibcpl_data_fifo_wdata	[65:0]		in
rf_ibcpl_data_fifo_we	1		in
rf_ibcpl_hdr_fifo_raddr	[7:0]		in
rf_ibcpl_hdr_fifo_rclk	1		in
rf_ibcpl_hdr_fifo_rclk_rst_n	1		in
rf_ibcpl_hdr_fifo_rdata	[19:0]		out
rf_ibcpl_hdr_fifo_re	1		in
rf_ibcpl_hdr_fifo_waddr	[7:0]		in
rf_ibcpl_hdr_fifo_wclk	1		in
rf_ibcpl_hdr_fifo_wclk_rst_n	1		in
rf_ibcpl_hdr_fifo_wdata	[19:0]		in
rf_ibcpl_hdr_fifo_we	1		in
rf_ldb_cq_depth_isol_en	1		in
rf_ldb_cq_depth_pwr_enable_b_in	1		in
rf_ldb_cq_depth_pwr_enable_b_out	1		out
rf_ldb_cq_depth_raddr	[5:0]		in
rf_ldb_cq_depth_rclk	1		in
rf_ldb_cq_depth_rclk_rst_n	1		in
rf_ldb_cq_depth_rdata	[12:0]		out
rf_ldb_cq_depth_re	1		in
rf_ldb_cq_depth_waddr	[5:0]		in
rf_ldb_cq_depth_wclk	1		in
rf_ldb_cq_depth_wclk_rst_n	1		in
rf_ldb_cq_depth_wdata	[12:0]		in
rf_ldb_cq_depth_we	1		in
rf_ldb_cq_intr_thresh_isol_en	1		in
rf_ldb_cq_intr_thresh_pwr_enable_b_in	1		in
rf_ldb_cq_intr_thresh_pwr_enable_b_out	1		out
rf_ldb_cq_intr_thresh_raddr	[5:0]		in
rf_ldb_cq_intr_thresh_rclk	1		in
rf_ldb_cq_intr_thresh_rclk_rst_n	1		in
rf_ldb_cq_intr_thresh_rdata	[12:0]		out
rf_ldb_cq_intr_thresh_re	1		in
rf_ldb_cq_intr_thresh_waddr	[5:0]		in
rf_ldb_cq_intr_thresh_wclk	1		in
rf_ldb_cq_intr_thresh_wclk_rst_n	1		in
rf_ldb_cq_intr_thresh_wdata	[12:0]		in
rf_ldb_cq_intr_thresh_we	1		in
rf_ldb_cq_on_off_threshold_isol_en	1		in
rf_ldb_cq_on_off_threshold_pwr_enable_b_in	1		in
rf_ldb_cq_on_off_threshold_pwr_enable_b_out	1		out
rf_ldb_cq_on_off_threshold_raddr	[5:0]		in
rf_ldb_cq_on_off_threshold_rclk	1		in
rf_ldb_cq_on_off_threshold_rclk_rst_n	1		in
rf_ldb_cq_on_off_threshold_rdata	[31:0]		out
rf_ldb_cq_on_off_threshold_re	1		in
rf_ldb_cq_on_off_threshold_waddr	[5:0]		in
rf_ldb_cq_on_off_threshold_wclk	1		in
rf_ldb_cq_on_off_threshold_wclk_rst_n	1		in
rf_ldb_cq_on_off_threshold_wdata	[31:0]		in
rf_ldb_cq_on_off_threshold_we	1		in
rf_ldb_cq_token_depth_select_isol_en	1		in
rf_ldb_cq_token_depth_select_pwr_enable_b_in	1		in
rf_ldb_cq_token_depth_select_pwr_enable_b_out	1		out
rf_ldb_cq_token_depth_select_raddr	[5:0]		in
rf_ldb_cq_token_depth_select_rclk	1		in
rf_ldb_cq_token_depth_select_rclk_rst_n	1		in
rf_ldb_cq_token_depth_select_rdata	[5:0]		out
rf_ldb_cq_token_depth_select_re	1		in
rf_ldb_cq_token_depth_select_waddr	[5:0]		in
rf_ldb_cq_token_depth_select_wclk	1		in
rf_ldb_cq_token_depth_select_wclk_rst_n	1		in
rf_ldb_cq_token_depth_select_wdata	[5:0]		in
rf_ldb_cq_token_depth_select_we	1		in
rf_ldb_cq_wptr_isol_en	1		in
rf_ldb_cq_wptr_pwr_enable_b_in	1		in
rf_ldb_cq_wptr_pwr_enable_b_out	1		out
rf_ldb_cq_wptr_raddr	[5:0]		in
rf_ldb_cq_wptr_rclk	1		in
rf_ldb_cq_wptr_rclk_rst_n	1		in
rf_ldb_cq_wptr_rdata	[12:0]		out
rf_ldb_cq_wptr_re	1		in
rf_ldb_cq_wptr_waddr	[5:0]		in
rf_ldb_cq_wptr_wclk	1		in
rf_ldb_cq_wptr_wclk_rst_n	1		in
rf_ldb_cq_wptr_wdata	[12:0]		in
rf_ldb_cq_wptr_we	1		in
rf_ldb_rply_req_fifo_mem_isol_en	1		in
rf_ldb_rply_req_fifo_mem_pwr_enable_b_in	1		in
rf_ldb_rply_req_fifo_mem_pwr_enable_b_out	1		out
rf_ldb_rply_req_fifo_mem_raddr	[2:0]		in
rf_ldb_rply_req_fifo_mem_rclk	1		in
rf_ldb_rply_req_fifo_mem_rclk_rst_n	1		in
rf_ldb_rply_req_fifo_mem_rdata	[59:0]		out
rf_ldb_rply_req_fifo_mem_re	1		in
rf_ldb_rply_req_fifo_mem_waddr	[2:0]		in
rf_ldb_rply_req_fifo_mem_wclk	1		in
rf_ldb_rply_req_fifo_mem_wclk_rst_n	1		in
rf_ldb_rply_req_fifo_mem_wdata	[59:0]		in
rf_ldb_rply_req_fifo_mem_we	1		in
rf_ldb_wb0_isol_en	1		in
rf_ldb_wb0_pwr_enable_b_in	1		in
rf_ldb_wb0_pwr_enable_b_out	1		out
rf_ldb_wb0_raddr	[5:0]		in
rf_ldb_wb0_rclk	1		in
rf_ldb_wb0_rclk_rst_n	1		in
rf_ldb_wb0_rdata	[143:0]		out
rf_ldb_wb0_re	1		in
rf_ldb_wb0_waddr	[5:0]		in
rf_ldb_wb0_wclk	1		in
rf_ldb_wb0_wclk_rst_n	1		in
rf_ldb_wb0_wdata	[143:0]		in
rf_ldb_wb0_we	1		in
rf_ldb_wb1_isol_en	1		in
rf_ldb_wb1_pwr_enable_b_in	1		in
rf_ldb_wb1_pwr_enable_b_out	1		out
rf_ldb_wb1_raddr	[5:0]		in
rf_ldb_wb1_rclk	1		in
rf_ldb_wb1_rclk_rst_n	1		in
rf_ldb_wb1_rdata	[143:0]		out
rf_ldb_wb1_re	1		in
rf_ldb_wb1_waddr	[5:0]		in
rf_ldb_wb1_wclk	1		in
rf_ldb_wb1_wclk_rst_n	1		in
rf_ldb_wb1_wdata	[143:0]		in
rf_ldb_wb1_we	1		in
rf_ldb_wb2_isol_en	1		in
rf_ldb_wb2_pwr_enable_b_in	1		in
rf_ldb_wb2_pwr_enable_b_out	1		out
rf_ldb_wb2_raddr	[5:0]		in
rf_ldb_wb2_rclk	1		in
rf_ldb_wb2_rclk_rst_n	1		in
rf_ldb_wb2_rdata	[143:0]		out
rf_ldb_wb2_re	1		in
rf_ldb_wb2_waddr	[5:0]		in
rf_ldb_wb2_wclk	1		in
rf_ldb_wb2_wclk_rst_n	1		in
rf_ldb_wb2_wdata	[143:0]		in
rf_ldb_wb2_we	1		in
rf_lsp_reordercmp_fifo_mem_isol_en	1		in
rf_lsp_reordercmp_fifo_mem_pwr_enable_b_in	1		in
rf_lsp_reordercmp_fifo_mem_pwr_enable_b_out	1		out
rf_lsp_reordercmp_fifo_mem_raddr	[2:0]		in
rf_lsp_reordercmp_fifo_mem_rclk	1		in
rf_lsp_reordercmp_fifo_mem_rclk_rst_n	1		in
rf_lsp_reordercmp_fifo_mem_rdata	[18:0]		out
rf_lsp_reordercmp_fifo_mem_re	1		in
rf_lsp_reordercmp_fifo_mem_waddr	[2:0]		in
rf_lsp_reordercmp_fifo_mem_wclk	1		in
rf_lsp_reordercmp_fifo_mem_wclk_rst_n	1		in
rf_lsp_reordercmp_fifo_mem_wdata	[18:0]		in
rf_lsp_reordercmp_fifo_mem_we	1		in
rf_lut_dir_cq2vf_pf_ro_isol_en	1		in
rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_in	1		in
rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_out	1		out
rf_lut_dir_cq2vf_pf_ro_raddr	[4:0]		in
rf_lut_dir_cq2vf_pf_ro_rclk	1		in
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n	1		in
rf_lut_dir_cq2vf_pf_ro_rdata	[12:0]		out
rf_lut_dir_cq2vf_pf_ro_re	1		in
rf_lut_dir_cq2vf_pf_ro_waddr	[4:0]		in
rf_lut_dir_cq2vf_pf_ro_wclk	1		in
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n	1		in
rf_lut_dir_cq2vf_pf_ro_wdata	[12:0]		in
rf_lut_dir_cq2vf_pf_ro_we	1		in
rf_lut_dir_cq_addr_l_isol_en	1		in
rf_lut_dir_cq_addr_l_pwr_enable_b_in	1		in
rf_lut_dir_cq_addr_l_pwr_enable_b_out	1		out
rf_lut_dir_cq_addr_l_raddr	[5:0]		in
rf_lut_dir_cq_addr_l_rclk	1		in
rf_lut_dir_cq_addr_l_rclk_rst_n	1		in
rf_lut_dir_cq_addr_l_rdata	[26:0]		out
rf_lut_dir_cq_addr_l_re	1		in
rf_lut_dir_cq_addr_l_waddr	[5:0]		in
rf_lut_dir_cq_addr_l_wclk	1		in
rf_lut_dir_cq_addr_l_wclk_rst_n	1		in
rf_lut_dir_cq_addr_l_wdata	[26:0]		in
rf_lut_dir_cq_addr_l_we	1		in
rf_lut_dir_cq_addr_u_isol_en	1		in
rf_lut_dir_cq_addr_u_pwr_enable_b_in	1		in
rf_lut_dir_cq_addr_u_pwr_enable_b_out	1		out
rf_lut_dir_cq_addr_u_raddr	[5:0]		in
rf_lut_dir_cq_addr_u_rclk	1		in
rf_lut_dir_cq_addr_u_rclk_rst_n	1		in
rf_lut_dir_cq_addr_u_rdata	[32:0]		out
rf_lut_dir_cq_addr_u_re	1		in
rf_lut_dir_cq_addr_u_waddr	[5:0]		in
rf_lut_dir_cq_addr_u_wclk	1		in
rf_lut_dir_cq_addr_u_wclk_rst_n	1		in
rf_lut_dir_cq_addr_u_wdata	[32:0]		in
rf_lut_dir_cq_addr_u_we	1		in
rf_lut_dir_cq_ai_addr_l_isol_en	1		in
rf_lut_dir_cq_ai_addr_l_pwr_enable_b_in	1		in
rf_lut_dir_cq_ai_addr_l_pwr_enable_b_out	1		out
rf_lut_dir_cq_ai_addr_l_raddr	[5:0]		in
rf_lut_dir_cq_ai_addr_l_rclk	1		in
rf_lut_dir_cq_ai_addr_l_rclk_rst_n	1		in
rf_lut_dir_cq_ai_addr_l_rdata	[30:0]		out
rf_lut_dir_cq_ai_addr_l_re	1		in
rf_lut_dir_cq_ai_addr_l_waddr	[5:0]		in
rf_lut_dir_cq_ai_addr_l_wclk	1		in
rf_lut_dir_cq_ai_addr_l_wclk_rst_n	1		in
rf_lut_dir_cq_ai_addr_l_wdata	[30:0]		in
rf_lut_dir_cq_ai_addr_l_we	1		in
rf_lut_dir_cq_ai_addr_u_isol_en	1		in
rf_lut_dir_cq_ai_addr_u_pwr_enable_b_in	1		in
rf_lut_dir_cq_ai_addr_u_pwr_enable_b_out	1		out
rf_lut_dir_cq_ai_addr_u_raddr	[5:0]		in
rf_lut_dir_cq_ai_addr_u_rclk	1		in
rf_lut_dir_cq_ai_addr_u_rclk_rst_n	1		in
rf_lut_dir_cq_ai_addr_u_rdata	[32:0]		out
rf_lut_dir_cq_ai_addr_u_re	1		in
rf_lut_dir_cq_ai_addr_u_waddr	[5:0]		in
rf_lut_dir_cq_ai_addr_u_wclk	1		in
rf_lut_dir_cq_ai_addr_u_wclk_rst_n	1		in
rf_lut_dir_cq_ai_addr_u_wdata	[32:0]		in
rf_lut_dir_cq_ai_addr_u_we	1		in
rf_lut_dir_cq_ai_data_isol_en	1		in
rf_lut_dir_cq_ai_data_pwr_enable_b_in	1		in
rf_lut_dir_cq_ai_data_pwr_enable_b_out	1		out
rf_lut_dir_cq_ai_data_raddr	[5:0]		in
rf_lut_dir_cq_ai_data_rclk	1		in
rf_lut_dir_cq_ai_data_rclk_rst_n	1		in
rf_lut_dir_cq_ai_data_rdata	[32:0]		out
rf_lut_dir_cq_ai_data_re	1		in
rf_lut_dir_cq_ai_data_waddr	[5:0]		in
rf_lut_dir_cq_ai_data_wclk	1		in
rf_lut_dir_cq_ai_data_wclk_rst_n	1		in
rf_lut_dir_cq_ai_data_wdata	[32:0]		in
rf_lut_dir_cq_ai_data_we	1		in
rf_lut_dir_cq_isr_isol_en	1		in
rf_lut_dir_cq_isr_pwr_enable_b_in	1		in
rf_lut_dir_cq_isr_pwr_enable_b_out	1		out
rf_lut_dir_cq_isr_raddr	[5:0]		in
rf_lut_dir_cq_isr_rclk	1		in
rf_lut_dir_cq_isr_rclk_rst_n	1		in
rf_lut_dir_cq_isr_rdata	[12:0]		out
rf_lut_dir_cq_isr_re	1		in
rf_lut_dir_cq_isr_waddr	[5:0]		in
rf_lut_dir_cq_isr_wclk	1		in
rf_lut_dir_cq_isr_wclk_rst_n	1		in
rf_lut_dir_cq_isr_wdata	[12:0]		in
rf_lut_dir_cq_isr_we	1		in
rf_lut_dir_cq_pasid_isol_en	1		in
rf_lut_dir_cq_pasid_pwr_enable_b_in	1		in
rf_lut_dir_cq_pasid_pwr_enable_b_out	1		out
rf_lut_dir_cq_pasid_raddr	[5:0]		in
rf_lut_dir_cq_pasid_rclk	1		in
rf_lut_dir_cq_pasid_rclk_rst_n	1		in
rf_lut_dir_cq_pasid_rdata	[23:0]		out
rf_lut_dir_cq_pasid_re	1		in
rf_lut_dir_cq_pasid_waddr	[5:0]		in
rf_lut_dir_cq_pasid_wclk	1		in
rf_lut_dir_cq_pasid_wclk_rst_n	1		in
rf_lut_dir_cq_pasid_wdata	[23:0]		in
rf_lut_dir_cq_pasid_we	1		in
rf_lut_dir_pp2vas_isol_en	1		in
rf_lut_dir_pp2vas_pwr_enable_b_in	1		in
rf_lut_dir_pp2vas_pwr_enable_b_out	1		out
rf_lut_dir_pp2vas_raddr	[4:0]		in
rf_lut_dir_pp2vas_rclk	1		in
rf_lut_dir_pp2vas_rclk_rst_n	1		in
rf_lut_dir_pp2vas_rdata	[10:0]		out
rf_lut_dir_pp2vas_re	1		in
rf_lut_dir_pp2vas_waddr	[4:0]		in
rf_lut_dir_pp2vas_wclk	1		in
rf_lut_dir_pp2vas_wclk_rst_n	1		in
rf_lut_dir_pp2vas_wdata	[10:0]		in
rf_lut_dir_pp2vas_we	1		in
rf_lut_dir_pp_v_isol_en	1		in
rf_lut_dir_pp_v_pwr_enable_b_in	1		in
rf_lut_dir_pp_v_pwr_enable_b_out	1		out
rf_lut_dir_pp_v_raddr	[1:0]		in
rf_lut_dir_pp_v_rclk	1		in
rf_lut_dir_pp_v_rclk_rst_n	1		in
rf_lut_dir_pp_v_rdata	[16:0]		out
rf_lut_dir_pp_v_re	1		in
rf_lut_dir_pp_v_waddr	[1:0]		in
rf_lut_dir_pp_v_wclk	1		in
rf_lut_dir_pp_v_wclk_rst_n	1		in
rf_lut_dir_pp_v_wdata	[16:0]		in
rf_lut_dir_pp_v_we	1		in
rf_lut_dir_vasqid_v_isol_en	1		in
rf_lut_dir_vasqid_v_pwr_enable_b_in	1		in
rf_lut_dir_vasqid_v_pwr_enable_b_out	1		out
rf_lut_dir_vasqid_v_raddr	[5:0]		in
rf_lut_dir_vasqid_v_rclk	1		in
rf_lut_dir_vasqid_v_rclk_rst_n	1		in
rf_lut_dir_vasqid_v_rdata	[32:0]		out
rf_lut_dir_vasqid_v_re	1		in
rf_lut_dir_vasqid_v_waddr	[5:0]		in
rf_lut_dir_vasqid_v_wclk	1		in
rf_lut_dir_vasqid_v_wclk_rst_n	1		in
rf_lut_dir_vasqid_v_wdata	[32:0]		in
rf_lut_dir_vasqid_v_we	1		in
rf_lut_ldb_cq2vf_pf_ro_isol_en	1		in
rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_in	1		in
rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_out	1		out
rf_lut_ldb_cq2vf_pf_ro_raddr	[4:0]		in
rf_lut_ldb_cq2vf_pf_ro_rclk	1		in
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n	1		in
rf_lut_ldb_cq2vf_pf_ro_rdata	[12:0]		out
rf_lut_ldb_cq2vf_pf_ro_re	1		in
rf_lut_ldb_cq2vf_pf_ro_waddr	[4:0]		in
rf_lut_ldb_cq2vf_pf_ro_wclk	1		in
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n	1		in
rf_lut_ldb_cq2vf_pf_ro_wdata	[12:0]		in
rf_lut_ldb_cq2vf_pf_ro_we	1		in
rf_lut_ldb_cq_addr_l_isol_en	1		in
rf_lut_ldb_cq_addr_l_pwr_enable_b_in	1		in
rf_lut_ldb_cq_addr_l_pwr_enable_b_out	1		out
rf_lut_ldb_cq_addr_l_raddr	[5:0]		in
rf_lut_ldb_cq_addr_l_rclk	1		in
rf_lut_ldb_cq_addr_l_rclk_rst_n	1		in
rf_lut_ldb_cq_addr_l_rdata	[26:0]		out
rf_lut_ldb_cq_addr_l_re	1		in
rf_lut_ldb_cq_addr_l_waddr	[5:0]		in
rf_lut_ldb_cq_addr_l_wclk	1		in
rf_lut_ldb_cq_addr_l_wclk_rst_n	1		in
rf_lut_ldb_cq_addr_l_wdata	[26:0]		in
rf_lut_ldb_cq_addr_l_we	1		in
rf_lut_ldb_cq_addr_u_isol_en	1		in
rf_lut_ldb_cq_addr_u_pwr_enable_b_in	1		in
rf_lut_ldb_cq_addr_u_pwr_enable_b_out	1		out
rf_lut_ldb_cq_addr_u_raddr	[5:0]		in
rf_lut_ldb_cq_addr_u_rclk	1		in
rf_lut_ldb_cq_addr_u_rclk_rst_n	1		in
rf_lut_ldb_cq_addr_u_rdata	[32:0]		out
rf_lut_ldb_cq_addr_u_re	1		in
rf_lut_ldb_cq_addr_u_waddr	[5:0]		in
rf_lut_ldb_cq_addr_u_wclk	1		in
rf_lut_ldb_cq_addr_u_wclk_rst_n	1		in
rf_lut_ldb_cq_addr_u_wdata	[32:0]		in
rf_lut_ldb_cq_addr_u_we	1		in
rf_lut_ldb_cq_ai_addr_l_isol_en	1		in
rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_in	1		in
rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_out	1		out
rf_lut_ldb_cq_ai_addr_l_raddr	[5:0]		in
rf_lut_ldb_cq_ai_addr_l_rclk	1		in
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n	1		in
rf_lut_ldb_cq_ai_addr_l_rdata	[30:0]		out
rf_lut_ldb_cq_ai_addr_l_re	1		in
rf_lut_ldb_cq_ai_addr_l_waddr	[5:0]		in
rf_lut_ldb_cq_ai_addr_l_wclk	1		in
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n	1		in
rf_lut_ldb_cq_ai_addr_l_wdata	[30:0]		in
rf_lut_ldb_cq_ai_addr_l_we	1		in
rf_lut_ldb_cq_ai_addr_u_isol_en	1		in
rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_in	1		in
rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_out	1		out
rf_lut_ldb_cq_ai_addr_u_raddr	[5:0]		in
rf_lut_ldb_cq_ai_addr_u_rclk	1		in
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n	1		in
rf_lut_ldb_cq_ai_addr_u_rdata	[32:0]		out
rf_lut_ldb_cq_ai_addr_u_re	1		in
rf_lut_ldb_cq_ai_addr_u_waddr	[5:0]		in
rf_lut_ldb_cq_ai_addr_u_wclk	1		in
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n	1		in
rf_lut_ldb_cq_ai_addr_u_wdata	[32:0]		in
rf_lut_ldb_cq_ai_addr_u_we	1		in
rf_lut_ldb_cq_ai_data_isol_en	1		in
rf_lut_ldb_cq_ai_data_pwr_enable_b_in	1		in
rf_lut_ldb_cq_ai_data_pwr_enable_b_out	1		out
rf_lut_ldb_cq_ai_data_raddr	[5:0]		in
rf_lut_ldb_cq_ai_data_rclk	1		in
rf_lut_ldb_cq_ai_data_rclk_rst_n	1		in
rf_lut_ldb_cq_ai_data_rdata	[32:0]		out
rf_lut_ldb_cq_ai_data_re	1		in
rf_lut_ldb_cq_ai_data_waddr	[5:0]		in
rf_lut_ldb_cq_ai_data_wclk	1		in
rf_lut_ldb_cq_ai_data_wclk_rst_n	1		in
rf_lut_ldb_cq_ai_data_wdata	[32:0]		in
rf_lut_ldb_cq_ai_data_we	1		in
rf_lut_ldb_cq_isr_isol_en	1		in
rf_lut_ldb_cq_isr_pwr_enable_b_in	1		in
rf_lut_ldb_cq_isr_pwr_enable_b_out	1		out
rf_lut_ldb_cq_isr_raddr	[5:0]		in
rf_lut_ldb_cq_isr_rclk	1		in
rf_lut_ldb_cq_isr_rclk_rst_n	1		in
rf_lut_ldb_cq_isr_rdata	[12:0]		out
rf_lut_ldb_cq_isr_re	1		in
rf_lut_ldb_cq_isr_waddr	[5:0]		in
rf_lut_ldb_cq_isr_wclk	1		in
rf_lut_ldb_cq_isr_wclk_rst_n	1		in
rf_lut_ldb_cq_isr_wdata	[12:0]		in
rf_lut_ldb_cq_isr_we	1		in
rf_lut_ldb_cq_pasid_isol_en	1		in
rf_lut_ldb_cq_pasid_pwr_enable_b_in	1		in
rf_lut_ldb_cq_pasid_pwr_enable_b_out	1		out
rf_lut_ldb_cq_pasid_raddr	[5:0]		in
rf_lut_ldb_cq_pasid_rclk	1		in
rf_lut_ldb_cq_pasid_rclk_rst_n	1		in
rf_lut_ldb_cq_pasid_rdata	[23:0]		out
rf_lut_ldb_cq_pasid_re	1		in
rf_lut_ldb_cq_pasid_waddr	[5:0]		in
rf_lut_ldb_cq_pasid_wclk	1		in
rf_lut_ldb_cq_pasid_wclk_rst_n	1		in
rf_lut_ldb_cq_pasid_wdata	[23:0]		in
rf_lut_ldb_cq_pasid_we	1		in
rf_lut_ldb_pp2vas_isol_en	1		in
rf_lut_ldb_pp2vas_pwr_enable_b_in	1		in
rf_lut_ldb_pp2vas_pwr_enable_b_out	1		out
rf_lut_ldb_pp2vas_raddr	[4:0]		in
rf_lut_ldb_pp2vas_rclk	1		in
rf_lut_ldb_pp2vas_rclk_rst_n	1		in
rf_lut_ldb_pp2vas_rdata	[10:0]		out
rf_lut_ldb_pp2vas_re	1		in
rf_lut_ldb_pp2vas_waddr	[4:0]		in
rf_lut_ldb_pp2vas_wclk	1		in
rf_lut_ldb_pp2vas_wclk_rst_n	1		in
rf_lut_ldb_pp2vas_wdata	[10:0]		in
rf_lut_ldb_pp2vas_we	1		in
rf_lut_ldb_qid2vqid_isol_en	1		in
rf_lut_ldb_qid2vqid_pwr_enable_b_in	1		in
rf_lut_ldb_qid2vqid_pwr_enable_b_out	1		out
rf_lut_ldb_qid2vqid_raddr	[2:0]		in
rf_lut_ldb_qid2vqid_rclk	1		in
rf_lut_ldb_qid2vqid_rclk_rst_n	1		in
rf_lut_ldb_qid2vqid_rdata	[20:0]		out
rf_lut_ldb_qid2vqid_re	1		in
rf_lut_ldb_qid2vqid_waddr	[2:0]		in
rf_lut_ldb_qid2vqid_wclk	1		in
rf_lut_ldb_qid2vqid_wclk_rst_n	1		in
rf_lut_ldb_qid2vqid_wdata	[20:0]		in
rf_lut_ldb_qid2vqid_we	1		in
rf_lut_ldb_vasqid_v_isol_en	1		in
rf_lut_ldb_vasqid_v_pwr_enable_b_in	1		in
rf_lut_ldb_vasqid_v_pwr_enable_b_out	1		out
rf_lut_ldb_vasqid_v_raddr	[5:0]		in
rf_lut_ldb_vasqid_v_rclk	1		in
rf_lut_ldb_vasqid_v_rclk_rst_n	1		in
rf_lut_ldb_vasqid_v_rdata	[16:0]		out
rf_lut_ldb_vasqid_v_re	1		in
rf_lut_ldb_vasqid_v_waddr	[5:0]		in
rf_lut_ldb_vasqid_v_wclk	1		in
rf_lut_ldb_vasqid_v_wclk_rst_n	1		in
rf_lut_ldb_vasqid_v_wdata	[16:0]		in
rf_lut_ldb_vasqid_v_we	1		in
rf_lut_vf_dir_vpp2pp_isol_en	1		in
rf_lut_vf_dir_vpp2pp_pwr_enable_b_in	1		in
rf_lut_vf_dir_vpp2pp_pwr_enable_b_out	1		out
rf_lut_vf_dir_vpp2pp_raddr	[7:0]		in
rf_lut_vf_dir_vpp2pp_rclk	1		in
rf_lut_vf_dir_vpp2pp_rclk_rst_n	1		in
rf_lut_vf_dir_vpp2pp_rdata	[30:0]		out
rf_lut_vf_dir_vpp2pp_re	1		in
rf_lut_vf_dir_vpp2pp_waddr	[7:0]		in
rf_lut_vf_dir_vpp2pp_wclk	1		in
rf_lut_vf_dir_vpp2pp_wclk_rst_n	1		in
rf_lut_vf_dir_vpp2pp_wdata	[30:0]		in
rf_lut_vf_dir_vpp2pp_we	1		in
rf_lut_vf_dir_vpp_v_isol_en	1		in
rf_lut_vf_dir_vpp_v_pwr_enable_b_in	1		in
rf_lut_vf_dir_vpp_v_pwr_enable_b_out	1		out
rf_lut_vf_dir_vpp_v_raddr	[5:0]		in
rf_lut_vf_dir_vpp_v_rclk	1		in
rf_lut_vf_dir_vpp_v_rclk_rst_n	1		in
rf_lut_vf_dir_vpp_v_rdata	[16:0]		out
rf_lut_vf_dir_vpp_v_re	1		in
rf_lut_vf_dir_vpp_v_waddr	[5:0]		in
rf_lut_vf_dir_vpp_v_wclk	1		in
rf_lut_vf_dir_vpp_v_wclk_rst_n	1		in
rf_lut_vf_dir_vpp_v_wdata	[16:0]		in
rf_lut_vf_dir_vpp_v_we	1		in
rf_lut_vf_dir_vqid2qid_isol_en	1		in
rf_lut_vf_dir_vqid2qid_pwr_enable_b_in	1		in
rf_lut_vf_dir_vqid2qid_pwr_enable_b_out	1		out
rf_lut_vf_dir_vqid2qid_raddr	[7:0]		in
rf_lut_vf_dir_vqid2qid_rclk	1		in
rf_lut_vf_dir_vqid2qid_rclk_rst_n	1		in
rf_lut_vf_dir_vqid2qid_rdata	[30:0]		out
rf_lut_vf_dir_vqid2qid_re	1		in
rf_lut_vf_dir_vqid2qid_waddr	[7:0]		in
rf_lut_vf_dir_vqid2qid_wclk	1		in
rf_lut_vf_dir_vqid2qid_wclk_rst_n	1		in
rf_lut_vf_dir_vqid2qid_wdata	[30:0]		in
rf_lut_vf_dir_vqid2qid_we	1		in
rf_lut_vf_dir_vqid_v_isol_en	1		in
rf_lut_vf_dir_vqid_v_pwr_enable_b_in	1		in
rf_lut_vf_dir_vqid_v_pwr_enable_b_out	1		out
rf_lut_vf_dir_vqid_v_raddr	[5:0]		in
rf_lut_vf_dir_vqid_v_rclk	1		in
rf_lut_vf_dir_vqid_v_rclk_rst_n	1		in
rf_lut_vf_dir_vqid_v_rdata	[16:0]		out
rf_lut_vf_dir_vqid_v_re	1		in
rf_lut_vf_dir_vqid_v_waddr	[5:0]		in
rf_lut_vf_dir_vqid_v_wclk	1		in
rf_lut_vf_dir_vqid_v_wclk_rst_n	1		in
rf_lut_vf_dir_vqid_v_wdata	[16:0]		in
rf_lut_vf_dir_vqid_v_we	1		in
rf_lut_vf_ldb_vpp2pp_isol_en	1		in
rf_lut_vf_ldb_vpp2pp_pwr_enable_b_in	1		in
rf_lut_vf_ldb_vpp2pp_pwr_enable_b_out	1		out
rf_lut_vf_ldb_vpp2pp_raddr	[7:0]		in
rf_lut_vf_ldb_vpp2pp_rclk	1		in
rf_lut_vf_ldb_vpp2pp_rclk_rst_n	1		in
rf_lut_vf_ldb_vpp2pp_rdata	[24:0]		out
rf_lut_vf_ldb_vpp2pp_re	1		in
rf_lut_vf_ldb_vpp2pp_waddr	[7:0]		in
rf_lut_vf_ldb_vpp2pp_wclk	1		in
rf_lut_vf_ldb_vpp2pp_wclk_rst_n	1		in
rf_lut_vf_ldb_vpp2pp_wdata	[24:0]		in
rf_lut_vf_ldb_vpp2pp_we	1		in
rf_lut_vf_ldb_vpp_v_isol_en	1		in
rf_lut_vf_ldb_vpp_v_pwr_enable_b_in	1		in
rf_lut_vf_ldb_vpp_v_pwr_enable_b_out	1		out
rf_lut_vf_ldb_vpp_v_raddr	[5:0]		in
rf_lut_vf_ldb_vpp_v_rclk	1		in
rf_lut_vf_ldb_vpp_v_rclk_rst_n	1		in
rf_lut_vf_ldb_vpp_v_rdata	[16:0]		out
rf_lut_vf_ldb_vpp_v_re	1		in
rf_lut_vf_ldb_vpp_v_waddr	[5:0]		in
rf_lut_vf_ldb_vpp_v_wclk	1		in
rf_lut_vf_ldb_vpp_v_wclk_rst_n	1		in
rf_lut_vf_ldb_vpp_v_wdata	[16:0]		in
rf_lut_vf_ldb_vpp_v_we	1		in
rf_lut_vf_ldb_vqid2qid_isol_en	1		in
rf_lut_vf_ldb_vqid2qid_pwr_enable_b_in	1		in
rf_lut_vf_ldb_vqid2qid_pwr_enable_b_out	1		out
rf_lut_vf_ldb_vqid2qid_raddr	[6:0]		in
rf_lut_vf_ldb_vqid2qid_rclk	1		in
rf_lut_vf_ldb_vqid2qid_rclk_rst_n	1		in
rf_lut_vf_ldb_vqid2qid_rdata	[26:0]		out
rf_lut_vf_ldb_vqid2qid_re	1		in
rf_lut_vf_ldb_vqid2qid_waddr	[6:0]		in
rf_lut_vf_ldb_vqid2qid_wclk	1		in
rf_lut_vf_ldb_vqid2qid_wclk_rst_n	1		in
rf_lut_vf_ldb_vqid2qid_wdata	[26:0]		in
rf_lut_vf_ldb_vqid2qid_we	1		in
rf_lut_vf_ldb_vqid_v_isol_en	1		in
rf_lut_vf_ldb_vqid_v_pwr_enable_b_in	1		in
rf_lut_vf_ldb_vqid_v_pwr_enable_b_out	1		out
rf_lut_vf_ldb_vqid_v_raddr	[4:0]		in
rf_lut_vf_ldb_vqid_v_rclk	1		in
rf_lut_vf_ldb_vqid_v_rclk_rst_n	1		in
rf_lut_vf_ldb_vqid_v_rdata	[16:0]		out
rf_lut_vf_ldb_vqid_v_re	1		in
rf_lut_vf_ldb_vqid_v_waddr	[4:0]		in
rf_lut_vf_ldb_vqid_v_wclk	1		in
rf_lut_vf_ldb_vqid_v_wclk_rst_n	1		in
rf_lut_vf_ldb_vqid_v_wdata	[16:0]		in
rf_lut_vf_ldb_vqid_v_we	1		in
rf_msix_tbl_word0_isol_en	1		in
rf_msix_tbl_word0_pwr_enable_b_in	1		in
rf_msix_tbl_word0_pwr_enable_b_out	1		out
rf_msix_tbl_word0_raddr	[5:0]		in
rf_msix_tbl_word0_rclk	1		in
rf_msix_tbl_word0_rclk_rst_n	1		in
rf_msix_tbl_word0_rdata	[32:0]		out
rf_msix_tbl_word0_re	1		in
rf_msix_tbl_word0_waddr	[5:0]		in
rf_msix_tbl_word0_wclk	1		in
rf_msix_tbl_word0_wclk_rst_n	1		in
rf_msix_tbl_word0_wdata	[32:0]		in
rf_msix_tbl_word0_we	1		in
rf_msix_tbl_word1_isol_en	1		in
rf_msix_tbl_word1_pwr_enable_b_in	1		in
rf_msix_tbl_word1_pwr_enable_b_out	1		out
rf_msix_tbl_word1_raddr	[5:0]		in
rf_msix_tbl_word1_rclk	1		in
rf_msix_tbl_word1_rclk_rst_n	1		in
rf_msix_tbl_word1_rdata	[32:0]		out
rf_msix_tbl_word1_re	1		in
rf_msix_tbl_word1_waddr	[5:0]		in
rf_msix_tbl_word1_wclk	1		in
rf_msix_tbl_word1_wclk_rst_n	1		in
rf_msix_tbl_word1_wdata	[32:0]		in
rf_msix_tbl_word1_we	1		in
rf_msix_tbl_word2_isol_en	1		in
rf_msix_tbl_word2_pwr_enable_b_in	1		in
rf_msix_tbl_word2_pwr_enable_b_out	1		out
rf_msix_tbl_word2_raddr	[5:0]		in
rf_msix_tbl_word2_rclk	1		in
rf_msix_tbl_word2_rclk_rst_n	1		in
rf_msix_tbl_word2_rdata	[32:0]		out
rf_msix_tbl_word2_re	1		in
rf_msix_tbl_word2_waddr	[5:0]		in
rf_msix_tbl_word2_wclk	1		in
rf_msix_tbl_word2_wclk_rst_n	1		in
rf_msix_tbl_word2_wdata	[32:0]		in
rf_msix_tbl_word2_we	1		in
rf_mstr_ll_data0_raddr	[7:0]		in
rf_mstr_ll_data0_rclk	1		in
rf_mstr_ll_data0_rclk_rst_n	1		in
rf_mstr_ll_data0_rdata	[128:0]		out
rf_mstr_ll_data0_re	1		in
rf_mstr_ll_data0_waddr	[7:0]		in
rf_mstr_ll_data0_wclk	1		in
rf_mstr_ll_data0_wclk_rst_n	1		in
rf_mstr_ll_data0_wdata	[128:0]		in
rf_mstr_ll_data0_we	1		in
rf_mstr_ll_data1_raddr	[7:0]		in
rf_mstr_ll_data1_rclk	1		in
rf_mstr_ll_data1_rclk_rst_n	1		in
rf_mstr_ll_data1_rdata	[128:0]		out
rf_mstr_ll_data1_re	1		in
rf_mstr_ll_data1_waddr	[7:0]		in
rf_mstr_ll_data1_wclk	1		in
rf_mstr_ll_data1_wclk_rst_n	1		in
rf_mstr_ll_data1_wdata	[128:0]		in
rf_mstr_ll_data1_we	1		in
rf_mstr_ll_data2_raddr	[7:0]		in
rf_mstr_ll_data2_rclk	1		in
rf_mstr_ll_data2_rclk_rst_n	1		in
rf_mstr_ll_data2_rdata	[128:0]		out
rf_mstr_ll_data2_re	1		in
rf_mstr_ll_data2_waddr	[7:0]		in
rf_mstr_ll_data2_wclk	1		in
rf_mstr_ll_data2_wclk_rst_n	1		in
rf_mstr_ll_data2_wdata	[128:0]		in
rf_mstr_ll_data2_we	1		in
rf_mstr_ll_data3_raddr	[7:0]		in
rf_mstr_ll_data3_rclk	1		in
rf_mstr_ll_data3_rclk_rst_n	1		in
rf_mstr_ll_data3_rdata	[128:0]		out
rf_mstr_ll_data3_re	1		in
rf_mstr_ll_data3_waddr	[7:0]		in
rf_mstr_ll_data3_wclk	1		in
rf_mstr_ll_data3_wclk_rst_n	1		in
rf_mstr_ll_data3_wdata	[128:0]		in
rf_mstr_ll_data3_we	1		in
rf_mstr_ll_hdr_raddr	[7:0]		in
rf_mstr_ll_hdr_rclk	1		in
rf_mstr_ll_hdr_rclk_rst_n	1		in
rf_mstr_ll_hdr_rdata	[152:0]		out
rf_mstr_ll_hdr_re	1		in
rf_mstr_ll_hdr_waddr	[7:0]		in
rf_mstr_ll_hdr_wclk	1		in
rf_mstr_ll_hdr_wclk_rst_n	1		in
rf_mstr_ll_hdr_wdata	[152:0]		in
rf_mstr_ll_hdr_we	1		in
rf_mstr_ll_hpa_raddr	[6:0]		in
rf_mstr_ll_hpa_rclk	1		in
rf_mstr_ll_hpa_rclk_rst_n	1		in
rf_mstr_ll_hpa_rdata	[34:0]		out
rf_mstr_ll_hpa_re	1		in
rf_mstr_ll_hpa_waddr	[6:0]		in
rf_mstr_ll_hpa_wclk	1		in
rf_mstr_ll_hpa_wclk_rst_n	1		in
rf_mstr_ll_hpa_wdata	[34:0]		in
rf_mstr_ll_hpa_we	1		in
rf_ord_qid_sn_isol_en	1		in
rf_ord_qid_sn_map_isol_en	1		in
rf_ord_qid_sn_map_pwr_enable_b_in	1		in
rf_ord_qid_sn_map_pwr_enable_b_out	1		out
rf_ord_qid_sn_map_raddr	[4:0]		in
rf_ord_qid_sn_map_rclk	1		in
rf_ord_qid_sn_map_rclk_rst_n	1		in
rf_ord_qid_sn_map_rdata	[11:0]		out
rf_ord_qid_sn_map_re	1		in
rf_ord_qid_sn_map_waddr	[4:0]		in
rf_ord_qid_sn_map_wclk	1		in
rf_ord_qid_sn_map_wclk_rst_n	1		in
rf_ord_qid_sn_map_wdata	[11:0]		in
rf_ord_qid_sn_map_we	1		in
rf_ord_qid_sn_pwr_enable_b_in	1		in
rf_ord_qid_sn_pwr_enable_b_out	1		out
rf_ord_qid_sn_raddr	[4:0]		in
rf_ord_qid_sn_rclk	1		in
rf_ord_qid_sn_rclk_rst_n	1		in
rf_ord_qid_sn_rdata	[11:0]		out
rf_ord_qid_sn_re	1		in
rf_ord_qid_sn_waddr	[4:0]		in
rf_ord_qid_sn_wclk	1		in
rf_ord_qid_sn_wclk_rst_n	1		in
rf_ord_qid_sn_wdata	[11:0]		in
rf_ord_qid_sn_we	1		in
rf_outbound_hcw_fifo_mem_isol_en	1		in
rf_outbound_hcw_fifo_mem_pwr_enable_b_in	1		in
rf_outbound_hcw_fifo_mem_pwr_enable_b_out	1		out
rf_outbound_hcw_fifo_mem_raddr	[3:0]		in
rf_outbound_hcw_fifo_mem_rclk	1		in
rf_outbound_hcw_fifo_mem_rclk_rst_n	1		in
rf_outbound_hcw_fifo_mem_rdata	[159:0]		out
rf_outbound_hcw_fifo_mem_re	1		in
rf_outbound_hcw_fifo_mem_waddr	[3:0]		in
rf_outbound_hcw_fifo_mem_wclk	1		in
rf_outbound_hcw_fifo_mem_wclk_rst_n	1		in
rf_outbound_hcw_fifo_mem_wdata	[159:0]		in
rf_outbound_hcw_fifo_mem_we	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_isol_en	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_in	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_out	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr	[1:0]		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata	[25:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_re	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr	[1:0]		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n	1		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata	[25:0]		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_we	1		in
rf_qed_chp_sch_rx_sync_mem_isol_en	1		in
rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_in	1		in
rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_out	1		out
rf_qed_chp_sch_rx_sync_mem_raddr	[2:0]		in
rf_qed_chp_sch_rx_sync_mem_rclk	1		in
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n	1		in
rf_qed_chp_sch_rx_sync_mem_rdata	[176:0]		out
rf_qed_chp_sch_rx_sync_mem_re	1		in
rf_qed_chp_sch_rx_sync_mem_waddr	[2:0]		in
rf_qed_chp_sch_rx_sync_mem_wclk	1		in
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n	1		in
rf_qed_chp_sch_rx_sync_mem_wdata	[176:0]		in
rf_qed_chp_sch_rx_sync_mem_we	1		in
rf_qed_to_cq_fifo_mem_isol_en	1		in
rf_qed_to_cq_fifo_mem_pwr_enable_b_in	1		in
rf_qed_to_cq_fifo_mem_pwr_enable_b_out	1		out
rf_qed_to_cq_fifo_mem_raddr	[2:0]		in
rf_qed_to_cq_fifo_mem_rclk	1		in
rf_qed_to_cq_fifo_mem_rclk_rst_n	1		in
rf_qed_to_cq_fifo_mem_rdata	[196:0]		out
rf_qed_to_cq_fifo_mem_re	1		in
rf_qed_to_cq_fifo_mem_waddr	[2:0]		in
rf_qed_to_cq_fifo_mem_wclk	1		in
rf_qed_to_cq_fifo_mem_wclk_rst_n	1		in
rf_qed_to_cq_fifo_mem_wdata	[196:0]		in
rf_qed_to_cq_fifo_mem_we	1		in
rf_reord_cnt_mem_isol_en	1		in
rf_reord_cnt_mem_pwr_enable_b_in	1		in
rf_reord_cnt_mem_pwr_enable_b_out	1		out
rf_reord_cnt_mem_raddr	[10:0]		in
rf_reord_cnt_mem_rclk	1		in
rf_reord_cnt_mem_rclk_rst_n	1		in
rf_reord_cnt_mem_rdata	[15:0]		out
rf_reord_cnt_mem_re	1		in
rf_reord_cnt_mem_waddr	[10:0]		in
rf_reord_cnt_mem_wclk	1		in
rf_reord_cnt_mem_wclk_rst_n	1		in
rf_reord_cnt_mem_wdata	[15:0]		in
rf_reord_cnt_mem_we	1		in
rf_reord_dirhp_mem_isol_en	1		in
rf_reord_dirhp_mem_pwr_enable_b_in	1		in
rf_reord_dirhp_mem_pwr_enable_b_out	1		out
rf_reord_dirhp_mem_raddr	[10:0]		in
rf_reord_dirhp_mem_rclk	1		in
rf_reord_dirhp_mem_rclk_rst_n	1		in
rf_reord_dirhp_mem_rdata	[16:0]		out
rf_reord_dirhp_mem_re	1		in
rf_reord_dirhp_mem_waddr	[10:0]		in
rf_reord_dirhp_mem_wclk	1		in
rf_reord_dirhp_mem_wclk_rst_n	1		in
rf_reord_dirhp_mem_wdata	[16:0]		in
rf_reord_dirhp_mem_we	1		in
rf_reord_dirtp_mem_isol_en	1		in
rf_reord_dirtp_mem_pwr_enable_b_in	1		in
rf_reord_dirtp_mem_pwr_enable_b_out	1		out
rf_reord_dirtp_mem_raddr	[10:0]		in
rf_reord_dirtp_mem_rclk	1		in
rf_reord_dirtp_mem_rclk_rst_n	1		in
rf_reord_dirtp_mem_rdata	[16:0]		out
rf_reord_dirtp_mem_re	1		in
rf_reord_dirtp_mem_waddr	[10:0]		in
rf_reord_dirtp_mem_wclk	1		in
rf_reord_dirtp_mem_wclk_rst_n	1		in
rf_reord_dirtp_mem_wdata	[16:0]		in
rf_reord_dirtp_mem_we	1		in
rf_reord_lbhp_mem_isol_en	1		in
rf_reord_lbhp_mem_pwr_enable_b_in	1		in
rf_reord_lbhp_mem_pwr_enable_b_out	1		out
rf_reord_lbhp_mem_raddr	[10:0]		in
rf_reord_lbhp_mem_rclk	1		in
rf_reord_lbhp_mem_rclk_rst_n	1		in
rf_reord_lbhp_mem_rdata	[16:0]		out
rf_reord_lbhp_mem_re	1		in
rf_reord_lbhp_mem_waddr	[10:0]		in
rf_reord_lbhp_mem_wclk	1		in
rf_reord_lbhp_mem_wclk_rst_n	1		in
rf_reord_lbhp_mem_wdata	[16:0]		in
rf_reord_lbhp_mem_we	1		in
rf_reord_lbtp_mem_isol_en	1		in
rf_reord_lbtp_mem_pwr_enable_b_in	1		in
rf_reord_lbtp_mem_pwr_enable_b_out	1		out
rf_reord_lbtp_mem_raddr	[10:0]		in
rf_reord_lbtp_mem_rclk	1		in
rf_reord_lbtp_mem_rclk_rst_n	1		in
rf_reord_lbtp_mem_rdata	[16:0]		out
rf_reord_lbtp_mem_re	1		in
rf_reord_lbtp_mem_waddr	[10:0]		in
rf_reord_lbtp_mem_wclk	1		in
rf_reord_lbtp_mem_wclk_rst_n	1		in
rf_reord_lbtp_mem_wdata	[16:0]		in
rf_reord_lbtp_mem_we	1		in
rf_reord_st_mem_isol_en	1		in
rf_reord_st_mem_pwr_enable_b_in	1		in
rf_reord_st_mem_pwr_enable_b_out	1		out
rf_reord_st_mem_raddr	[10:0]		in
rf_reord_st_mem_rclk	1		in
rf_reord_st_mem_rclk_rst_n	1		in
rf_reord_st_mem_rdata	[24:0]		out
rf_reord_st_mem_re	1		in
rf_reord_st_mem_waddr	[10:0]		in
rf_reord_st_mem_wclk	1		in
rf_reord_st_mem_wclk_rst_n	1		in
rf_reord_st_mem_wdata	[24:0]		in
rf_reord_st_mem_we	1		in
rf_ri_tlq_fifo_npdata_raddr	[2:0]		in
rf_ri_tlq_fifo_npdata_rclk	1		in
rf_ri_tlq_fifo_npdata_rclk_rst_n	1		in
rf_ri_tlq_fifo_npdata_rdata	[32:0]		out
rf_ri_tlq_fifo_npdata_re	1		in
rf_ri_tlq_fifo_npdata_waddr	[2:0]		in
rf_ri_tlq_fifo_npdata_wclk	1		in
rf_ri_tlq_fifo_npdata_wclk_rst_n	1		in
rf_ri_tlq_fifo_npdata_wdata	[32:0]		in
rf_ri_tlq_fifo_npdata_we	1		in
rf_ri_tlq_fifo_nphdr_raddr	[2:0]		in
rf_ri_tlq_fifo_nphdr_rclk	1		in
rf_ri_tlq_fifo_nphdr_rclk_rst_n	1		in
rf_ri_tlq_fifo_nphdr_rdata	[157:0]		out
rf_ri_tlq_fifo_nphdr_re	1		in
rf_ri_tlq_fifo_nphdr_waddr	[2:0]		in
rf_ri_tlq_fifo_nphdr_wclk	1		in
rf_ri_tlq_fifo_nphdr_wclk_rst_n	1		in
rf_ri_tlq_fifo_nphdr_wdata	[157:0]		in
rf_ri_tlq_fifo_nphdr_we	1		in
rf_ri_tlq_fifo_pdata_raddr	[4:0]		in
rf_ri_tlq_fifo_pdata_rclk	1		in
rf_ri_tlq_fifo_pdata_rclk_rst_n	1		in
rf_ri_tlq_fifo_pdata_rdata	[263:0]		out
rf_ri_tlq_fifo_pdata_re	1		in
rf_ri_tlq_fifo_pdata_waddr	[4:0]		in
rf_ri_tlq_fifo_pdata_wclk	1		in
rf_ri_tlq_fifo_pdata_wclk_rst_n	1		in
rf_ri_tlq_fifo_pdata_wdata	[263:0]		in
rf_ri_tlq_fifo_pdata_we	1		in
rf_ri_tlq_fifo_phdr_raddr	[3:0]		in
rf_ri_tlq_fifo_phdr_rclk	1		in
rf_ri_tlq_fifo_phdr_rclk_rst_n	1		in
rf_ri_tlq_fifo_phdr_rdata	[152:0]		out
rf_ri_tlq_fifo_phdr_re	1		in
rf_ri_tlq_fifo_phdr_waddr	[3:0]		in
rf_ri_tlq_fifo_phdr_wclk	1		in
rf_ri_tlq_fifo_phdr_wclk_rst_n	1		in
rf_ri_tlq_fifo_phdr_wdata	[152:0]		in
rf_ri_tlq_fifo_phdr_we	1		in
rf_rop_chp_rop_hcw_fifo_mem_isol_en	1		in
rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_in	1		in
rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_out	1		out
rf_rop_chp_rop_hcw_fifo_mem_raddr	[1:0]		in
rf_rop_chp_rop_hcw_fifo_mem_rclk	1		in
rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n	1		in
rf_rop_chp_rop_hcw_fifo_mem_rdata	[203:0]		out
rf_rop_chp_rop_hcw_fifo_mem_re	1		in
rf_rop_chp_rop_hcw_fifo_mem_waddr	[1:0]		in
rf_rop_chp_rop_hcw_fifo_mem_wclk	1		in
rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n	1		in
rf_rop_chp_rop_hcw_fifo_mem_wdata	[203:0]		in
rf_rop_chp_rop_hcw_fifo_mem_we	1		in
rf_sch_out_fifo_isol_en	1		in
rf_sch_out_fifo_pwr_enable_b_in	1		in
rf_sch_out_fifo_pwr_enable_b_out	1		out
rf_sch_out_fifo_raddr	[6:0]		in
rf_sch_out_fifo_rclk	1		in
rf_sch_out_fifo_rclk_rst_n	1		in
rf_sch_out_fifo_rdata	[269:0]		out
rf_sch_out_fifo_re	1		in
rf_sch_out_fifo_waddr	[6:0]		in
rf_sch_out_fifo_wclk	1		in
rf_sch_out_fifo_wclk_rst_n	1		in
rf_sch_out_fifo_wdata	[269:0]		in
rf_sch_out_fifo_we	1		in
rf_scrbd_mem_raddr	[7:0]		in
rf_scrbd_mem_rclk	1		in
rf_scrbd_mem_rclk_rst_n	1		in
rf_scrbd_mem_rdata	[9:0]		out
rf_scrbd_mem_re	1		in
rf_scrbd_mem_waddr	[7:0]		in
rf_scrbd_mem_wclk	1		in
rf_scrbd_mem_wclk_rst_n	1		in
rf_scrbd_mem_wdata	[9:0]		in
rf_scrbd_mem_we	1		in
rf_sn0_order_shft_mem_isol_en	1		in
rf_sn0_order_shft_mem_pwr_enable_b_in	1		in
rf_sn0_order_shft_mem_pwr_enable_b_out	1		out
rf_sn0_order_shft_mem_raddr	[3:0]		in
rf_sn0_order_shft_mem_rclk	1		in
rf_sn0_order_shft_mem_rclk_rst_n	1		in
rf_sn0_order_shft_mem_rdata	[11:0]		out
rf_sn0_order_shft_mem_re	1		in
rf_sn0_order_shft_mem_waddr	[3:0]		in
rf_sn0_order_shft_mem_wclk	1		in
rf_sn0_order_shft_mem_wclk_rst_n	1		in
rf_sn0_order_shft_mem_wdata	[11:0]		in
rf_sn0_order_shft_mem_we	1		in
rf_sn1_order_shft_mem_isol_en	1		in
rf_sn1_order_shft_mem_pwr_enable_b_in	1		in
rf_sn1_order_shft_mem_pwr_enable_b_out	1		out
rf_sn1_order_shft_mem_raddr	[3:0]		in
rf_sn1_order_shft_mem_rclk	1		in
rf_sn1_order_shft_mem_rclk_rst_n	1		in
rf_sn1_order_shft_mem_rdata	[11:0]		out
rf_sn1_order_shft_mem_re	1		in
rf_sn1_order_shft_mem_waddr	[3:0]		in
rf_sn1_order_shft_mem_wclk	1		in
rf_sn1_order_shft_mem_wclk_rst_n	1		in
rf_sn1_order_shft_mem_wdata	[11:0]		in
rf_sn1_order_shft_mem_we	1		in
rf_sn_complete_fifo_mem_isol_en	1		in
rf_sn_complete_fifo_mem_pwr_enable_b_in	1		in
rf_sn_complete_fifo_mem_pwr_enable_b_out	1		out
rf_sn_complete_fifo_mem_raddr	[1:0]		in
rf_sn_complete_fifo_mem_rclk	1		in
rf_sn_complete_fifo_mem_rclk_rst_n	1		in
rf_sn_complete_fifo_mem_rdata	[20:0]		out
rf_sn_complete_fifo_mem_re	1		in
rf_sn_complete_fifo_mem_waddr	[1:0]		in
rf_sn_complete_fifo_mem_wclk	1		in
rf_sn_complete_fifo_mem_wclk_rst_n	1		in
rf_sn_complete_fifo_mem_wdata	[20:0]		in
rf_sn_complete_fifo_mem_we	1		in
rf_sn_ordered_fifo_mem_isol_en	1		in
rf_sn_ordered_fifo_mem_pwr_enable_b_in	1		in
rf_sn_ordered_fifo_mem_pwr_enable_b_out	1		out
rf_sn_ordered_fifo_mem_raddr	[4:0]		in
rf_sn_ordered_fifo_mem_rclk	1		in
rf_sn_ordered_fifo_mem_rclk_rst_n	1		in
rf_sn_ordered_fifo_mem_rdata	[12:0]		out
rf_sn_ordered_fifo_mem_re	1		in
rf_sn_ordered_fifo_mem_waddr	[4:0]		in
rf_sn_ordered_fifo_mem_wclk	1		in
rf_sn_ordered_fifo_mem_wclk_rst_n	1		in
rf_sn_ordered_fifo_mem_wdata	[12:0]		in
rf_sn_ordered_fifo_mem_we	1		in
rf_threshold_r_pipe_dir_mem_isol_en	1		in
rf_threshold_r_pipe_dir_mem_pwr_enable_b_in	1		in
rf_threshold_r_pipe_dir_mem_pwr_enable_b_out	1		out
rf_threshold_r_pipe_dir_mem_raddr	[5:0]		in
rf_threshold_r_pipe_dir_mem_rclk	1		in
rf_threshold_r_pipe_dir_mem_rclk_rst_n	1		in
rf_threshold_r_pipe_dir_mem_rdata	[13:0]		out
rf_threshold_r_pipe_dir_mem_re	1		in
rf_threshold_r_pipe_dir_mem_waddr	[5:0]		in
rf_threshold_r_pipe_dir_mem_wclk	1		in
rf_threshold_r_pipe_dir_mem_wclk_rst_n	1		in
rf_threshold_r_pipe_dir_mem_wdata	[13:0]		in
rf_threshold_r_pipe_dir_mem_we	1		in
rf_threshold_r_pipe_ldb_mem_isol_en	1		in
rf_threshold_r_pipe_ldb_mem_pwr_enable_b_in	1		in
rf_threshold_r_pipe_ldb_mem_pwr_enable_b_out	1		out
rf_threshold_r_pipe_ldb_mem_raddr	[5:0]		in
rf_threshold_r_pipe_ldb_mem_rclk	1		in
rf_threshold_r_pipe_ldb_mem_rclk_rst_n	1		in
rf_threshold_r_pipe_ldb_mem_rdata	[13:0]		out
rf_threshold_r_pipe_ldb_mem_re	1		in
rf_threshold_r_pipe_ldb_mem_waddr	[5:0]		in
rf_threshold_r_pipe_ldb_mem_wclk	1		in
rf_threshold_r_pipe_ldb_mem_wclk_rst_n	1		in
rf_threshold_r_pipe_ldb_mem_wdata	[13:0]		in
rf_threshold_r_pipe_ldb_mem_we	1		in
rf_tlb_data0_4k_raddr	[3:0]		in
rf_tlb_data0_4k_rclk	1		in
rf_tlb_data0_4k_rclk_rst_n	1		in
rf_tlb_data0_4k_rdata	[38:0]		out
rf_tlb_data0_4k_re	1		in
rf_tlb_data0_4k_waddr	[3:0]		in
rf_tlb_data0_4k_wclk	1		in
rf_tlb_data0_4k_wclk_rst_n	1		in
rf_tlb_data0_4k_wdata	[38:0]		in
rf_tlb_data0_4k_we	1		in
rf_tlb_data1_4k_raddr	[3:0]		in
rf_tlb_data1_4k_rclk	1		in
rf_tlb_data1_4k_rclk_rst_n	1		in
rf_tlb_data1_4k_rdata	[38:0]		out
rf_tlb_data1_4k_re	1		in
rf_tlb_data1_4k_waddr	[3:0]		in
rf_tlb_data1_4k_wclk	1		in
rf_tlb_data1_4k_wclk_rst_n	1		in
rf_tlb_data1_4k_wdata	[38:0]		in
rf_tlb_data1_4k_we	1		in
rf_tlb_data2_4k_raddr	[3:0]		in
rf_tlb_data2_4k_rclk	1		in
rf_tlb_data2_4k_rclk_rst_n	1		in
rf_tlb_data2_4k_rdata	[38:0]		out
rf_tlb_data2_4k_re	1		in
rf_tlb_data2_4k_waddr	[3:0]		in
rf_tlb_data2_4k_wclk	1		in
rf_tlb_data2_4k_wclk_rst_n	1		in
rf_tlb_data2_4k_wdata	[38:0]		in
rf_tlb_data2_4k_we	1		in
rf_tlb_data3_4k_raddr	[3:0]		in
rf_tlb_data3_4k_rclk	1		in
rf_tlb_data3_4k_rclk_rst_n	1		in
rf_tlb_data3_4k_rdata	[38:0]		out
rf_tlb_data3_4k_re	1		in
rf_tlb_data3_4k_waddr	[3:0]		in
rf_tlb_data3_4k_wclk	1		in
rf_tlb_data3_4k_wclk_rst_n	1		in
rf_tlb_data3_4k_wdata	[38:0]		in
rf_tlb_data3_4k_we	1		in
rf_tlb_data4_4k_raddr	[3:0]		in
rf_tlb_data4_4k_rclk	1		in
rf_tlb_data4_4k_rclk_rst_n	1		in
rf_tlb_data4_4k_rdata	[38:0]		out
rf_tlb_data4_4k_re	1		in
rf_tlb_data4_4k_waddr	[3:0]		in
rf_tlb_data4_4k_wclk	1		in
rf_tlb_data4_4k_wclk_rst_n	1		in
rf_tlb_data4_4k_wdata	[38:0]		in
rf_tlb_data4_4k_we	1		in
rf_tlb_data5_4k_raddr	[3:0]		in
rf_tlb_data5_4k_rclk	1		in
rf_tlb_data5_4k_rclk_rst_n	1		in
rf_tlb_data5_4k_rdata	[38:0]		out
rf_tlb_data5_4k_re	1		in
rf_tlb_data5_4k_waddr	[3:0]		in
rf_tlb_data5_4k_wclk	1		in
rf_tlb_data5_4k_wclk_rst_n	1		in
rf_tlb_data5_4k_wdata	[38:0]		in
rf_tlb_data5_4k_we	1		in
rf_tlb_data6_4k_raddr	[3:0]		in
rf_tlb_data6_4k_rclk	1		in
rf_tlb_data6_4k_rclk_rst_n	1		in
rf_tlb_data6_4k_rdata	[38:0]		out
rf_tlb_data6_4k_re	1		in
rf_tlb_data6_4k_waddr	[3:0]		in
rf_tlb_data6_4k_wclk	1		in
rf_tlb_data6_4k_wclk_rst_n	1		in
rf_tlb_data6_4k_wdata	[38:0]		in
rf_tlb_data6_4k_we	1		in
rf_tlb_data7_4k_raddr	[3:0]		in
rf_tlb_data7_4k_rclk	1		in
rf_tlb_data7_4k_rclk_rst_n	1		in
rf_tlb_data7_4k_rdata	[38:0]		out
rf_tlb_data7_4k_re	1		in
rf_tlb_data7_4k_waddr	[3:0]		in
rf_tlb_data7_4k_wclk	1		in
rf_tlb_data7_4k_wclk_rst_n	1		in
rf_tlb_data7_4k_wdata	[38:0]		in
rf_tlb_data7_4k_we	1		in
rf_tlb_tag0_4k_raddr	[3:0]		in
rf_tlb_tag0_4k_rclk	1		in
rf_tlb_tag0_4k_rclk_rst_n	1		in
rf_tlb_tag0_4k_rdata	[84:0]		out
rf_tlb_tag0_4k_re	1		in
rf_tlb_tag0_4k_waddr	[3:0]		in
rf_tlb_tag0_4k_wclk	1		in
rf_tlb_tag0_4k_wclk_rst_n	1		in
rf_tlb_tag0_4k_wdata	[84:0]		in
rf_tlb_tag0_4k_we	1		in
rf_tlb_tag1_4k_raddr	[3:0]		in
rf_tlb_tag1_4k_rclk	1		in
rf_tlb_tag1_4k_rclk_rst_n	1		in
rf_tlb_tag1_4k_rdata	[84:0]		out
rf_tlb_tag1_4k_re	1		in
rf_tlb_tag1_4k_waddr	[3:0]		in
rf_tlb_tag1_4k_wclk	1		in
rf_tlb_tag1_4k_wclk_rst_n	1		in
rf_tlb_tag1_4k_wdata	[84:0]		in
rf_tlb_tag1_4k_we	1		in
rf_tlb_tag2_4k_raddr	[3:0]		in
rf_tlb_tag2_4k_rclk	1		in
rf_tlb_tag2_4k_rclk_rst_n	1		in
rf_tlb_tag2_4k_rdata	[84:0]		out
rf_tlb_tag2_4k_re	1		in
rf_tlb_tag2_4k_waddr	[3:0]		in
rf_tlb_tag2_4k_wclk	1		in
rf_tlb_tag2_4k_wclk_rst_n	1		in
rf_tlb_tag2_4k_wdata	[84:0]		in
rf_tlb_tag2_4k_we	1		in
rf_tlb_tag3_4k_raddr	[3:0]		in
rf_tlb_tag3_4k_rclk	1		in
rf_tlb_tag3_4k_rclk_rst_n	1		in
rf_tlb_tag3_4k_rdata	[84:0]		out
rf_tlb_tag3_4k_re	1		in
rf_tlb_tag3_4k_waddr	[3:0]		in
rf_tlb_tag3_4k_wclk	1		in
rf_tlb_tag3_4k_wclk_rst_n	1		in
rf_tlb_tag3_4k_wdata	[84:0]		in
rf_tlb_tag3_4k_we	1		in
rf_tlb_tag4_4k_raddr	[3:0]		in
rf_tlb_tag4_4k_rclk	1		in
rf_tlb_tag4_4k_rclk_rst_n	1		in
rf_tlb_tag4_4k_rdata	[84:0]		out
rf_tlb_tag4_4k_re	1		in
rf_tlb_tag4_4k_waddr	[3:0]		in
rf_tlb_tag4_4k_wclk	1		in
rf_tlb_tag4_4k_wclk_rst_n	1		in
rf_tlb_tag4_4k_wdata	[84:0]		in
rf_tlb_tag4_4k_we	1		in
rf_tlb_tag5_4k_raddr	[3:0]		in
rf_tlb_tag5_4k_rclk	1		in
rf_tlb_tag5_4k_rclk_rst_n	1		in
rf_tlb_tag5_4k_rdata	[84:0]		out
rf_tlb_tag5_4k_re	1		in
rf_tlb_tag5_4k_waddr	[3:0]		in
rf_tlb_tag5_4k_wclk	1		in
rf_tlb_tag5_4k_wclk_rst_n	1		in
rf_tlb_tag5_4k_wdata	[84:0]		in
rf_tlb_tag5_4k_we	1		in
rf_tlb_tag6_4k_raddr	[3:0]		in
rf_tlb_tag6_4k_rclk	1		in
rf_tlb_tag6_4k_rclk_rst_n	1		in
rf_tlb_tag6_4k_rdata	[84:0]		out
rf_tlb_tag6_4k_re	1		in
rf_tlb_tag6_4k_waddr	[3:0]		in
rf_tlb_tag6_4k_wclk	1		in
rf_tlb_tag6_4k_wclk_rst_n	1		in
rf_tlb_tag6_4k_wdata	[84:0]		in
rf_tlb_tag6_4k_we	1		in
rf_tlb_tag7_4k_raddr	[3:0]		in
rf_tlb_tag7_4k_rclk	1		in
rf_tlb_tag7_4k_rclk_rst_n	1		in
rf_tlb_tag7_4k_rdata	[84:0]		out
rf_tlb_tag7_4k_re	1		in
rf_tlb_tag7_4k_waddr	[3:0]		in
rf_tlb_tag7_4k_wclk	1		in
rf_tlb_tag7_4k_wclk_rst_n	1		in
rf_tlb_tag7_4k_wdata	[84:0]		in
rf_tlb_tag7_4k_we	1		in
sr_freelist_0_addr	[10:0]		in
sr_freelist_0_clk	1		in
sr_freelist_0_clk_rst_n	1		in
sr_freelist_0_isol_en	1		in
sr_freelist_0_pwr_enable_b_in	1		in
sr_freelist_0_pwr_enable_b_out	1		out
sr_freelist_0_rdata	[15:0]		out
sr_freelist_0_re	1		in
sr_freelist_0_wdata	[15:0]		in
sr_freelist_0_we	1		in
sr_freelist_1_addr	[10:0]		in
sr_freelist_1_clk	1		in
sr_freelist_1_clk_rst_n	1		in
sr_freelist_1_isol_en	1		in
sr_freelist_1_pwr_enable_b_in	1		in
sr_freelist_1_pwr_enable_b_out	1		out
sr_freelist_1_rdata	[15:0]		out
sr_freelist_1_re	1		in
sr_freelist_1_wdata	[15:0]		in
sr_freelist_1_we	1		in
sr_freelist_2_addr	[10:0]		in
sr_freelist_2_clk	1		in
sr_freelist_2_clk_rst_n	1		in
sr_freelist_2_isol_en	1		in
sr_freelist_2_pwr_enable_b_in	1		in
sr_freelist_2_pwr_enable_b_out	1		out
sr_freelist_2_rdata	[15:0]		out
sr_freelist_2_re	1		in
sr_freelist_2_wdata	[15:0]		in
sr_freelist_2_we	1		in
sr_freelist_3_addr	[10:0]		in
sr_freelist_3_clk	1		in
sr_freelist_3_clk_rst_n	1		in
sr_freelist_3_isol_en	1		in
sr_freelist_3_pwr_enable_b_in	1		in
sr_freelist_3_pwr_enable_b_out	1		out
sr_freelist_3_rdata	[15:0]		out
sr_freelist_3_re	1		in
sr_freelist_3_wdata	[15:0]		in
sr_freelist_3_we	1		in
sr_freelist_4_addr	[10:0]		in
sr_freelist_4_clk	1		in
sr_freelist_4_clk_rst_n	1		in
sr_freelist_4_isol_en	1		in
sr_freelist_4_pwr_enable_b_in	1		in
sr_freelist_4_pwr_enable_b_out	1		out
sr_freelist_4_rdata	[15:0]		out
sr_freelist_4_re	1		in
sr_freelist_4_wdata	[15:0]		in
sr_freelist_4_we	1		in
sr_freelist_5_addr	[10:0]		in
sr_freelist_5_clk	1		in
sr_freelist_5_clk_rst_n	1		in
sr_freelist_5_isol_en	1		in
sr_freelist_5_pwr_enable_b_in	1		in
sr_freelist_5_pwr_enable_b_out	1		out
sr_freelist_5_rdata	[15:0]		out
sr_freelist_5_re	1		in
sr_freelist_5_wdata	[15:0]		in
sr_freelist_5_we	1		in
sr_freelist_6_addr	[10:0]		in
sr_freelist_6_clk	1		in
sr_freelist_6_clk_rst_n	1		in
sr_freelist_6_isol_en	1		in
sr_freelist_6_pwr_enable_b_in	1		in
sr_freelist_6_pwr_enable_b_out	1		out
sr_freelist_6_rdata	[15:0]		out
sr_freelist_6_re	1		in
sr_freelist_6_wdata	[15:0]		in
sr_freelist_6_we	1		in
sr_freelist_7_addr	[10:0]		in
sr_freelist_7_clk	1		in
sr_freelist_7_clk_rst_n	1		in
sr_freelist_7_isol_en	1		in
sr_freelist_7_pwr_enable_b_in	1		in
sr_freelist_7_pwr_enable_b_out	1		out
sr_freelist_7_rdata	[15:0]		out
sr_freelist_7_re	1		in
sr_freelist_7_wdata	[15:0]		in
sr_freelist_7_we	1		in
sr_hist_list_a_addr	[10:0]		in
sr_hist_list_a_clk	1		in
sr_hist_list_a_clk_rst_n	1		in
sr_hist_list_a_isol_en	1		in
sr_hist_list_a_pwr_enable_b_in	1		in
sr_hist_list_a_pwr_enable_b_out	1		out
sr_hist_list_a_rdata	[65:0]		out
sr_hist_list_a_re	1		in
sr_hist_list_a_wdata	[65:0]		in
sr_hist_list_a_we	1		in
sr_hist_list_addr	[10:0]		in
sr_hist_list_clk	1		in
sr_hist_list_clk_rst_n	1		in
sr_hist_list_isol_en	1		in
sr_hist_list_pwr_enable_b_in	1		in
sr_hist_list_pwr_enable_b_out	1		out
sr_hist_list_rdata	[65:0]		out
sr_hist_list_re	1		in
sr_hist_list_wdata	[65:0]		in
sr_hist_list_we	1		in
sr_rob_mem_addr	[10:0]		in
sr_rob_mem_clk	1		in
sr_rob_mem_clk_rst_n	1		in
sr_rob_mem_isol_en	1		in
sr_rob_mem_pwr_enable_b_in	1		in
sr_rob_mem_pwr_enable_b_out	1		out
sr_rob_mem_rdata	[155:0]		out
sr_rob_mem_re	1		in
sr_rob_mem_wdata	[155:0]		in
sr_rob_mem_we	1		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
fscan_byprst_b
fscan_clkungate
fscan_rstbypen
hqm_pwrgood_rst_b
powergood_rst_b
rf_alarm_vf_synd0_isol_en
rf_alarm_vf_synd0_pwr_enable_b_in
rf_alarm_vf_synd0_pwr_enable_b_out
rf_alarm_vf_synd0_raddr
rf_alarm_vf_synd0_rclk
rf_alarm_vf_synd0_rclk_rst_n
rf_alarm_vf_synd0_rdata
rf_alarm_vf_synd0_re
rf_alarm_vf_synd0_waddr
rf_alarm_vf_synd0_wclk
rf_alarm_vf_synd0_wclk_rst_n
rf_alarm_vf_synd0_wdata
rf_alarm_vf_synd0_we
rf_alarm_vf_synd1_isol_en
rf_alarm_vf_synd1_pwr_enable_b_in
rf_alarm_vf_synd1_pwr_enable_b_out
rf_alarm_vf_synd1_raddr
rf_alarm_vf_synd1_rclk
rf_alarm_vf_synd1_rclk_rst_n
rf_alarm_vf_synd1_rdata
rf_alarm_vf_synd1_re
rf_alarm_vf_synd1_waddr
rf_alarm_vf_synd1_wclk
rf_alarm_vf_synd1_wclk_rst_n
rf_alarm_vf_synd1_wdata
rf_alarm_vf_synd1_we
rf_alarm_vf_synd2_isol_en
rf_alarm_vf_synd2_pwr_enable_b_in
rf_alarm_vf_synd2_pwr_enable_b_out
rf_alarm_vf_synd2_raddr
rf_alarm_vf_synd2_rclk
rf_alarm_vf_synd2_rclk_rst_n
rf_alarm_vf_synd2_rdata
rf_alarm_vf_synd2_re
rf_alarm_vf_synd2_waddr
rf_alarm_vf_synd2_wclk
rf_alarm_vf_synd2_wclk_rst_n
rf_alarm_vf_synd2_wdata
rf_alarm_vf_synd2_we
rf_aqed_chp_sch_rx_sync_mem_isol_en
rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_in
rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_out
rf_aqed_chp_sch_rx_sync_mem_raddr
rf_aqed_chp_sch_rx_sync_mem_rclk
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_rdata
rf_aqed_chp_sch_rx_sync_mem_re
rf_aqed_chp_sch_rx_sync_mem_waddr
rf_aqed_chp_sch_rx_sync_mem_wclk
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_wdata
rf_aqed_chp_sch_rx_sync_mem_we
rf_chp_chp_rop_hcw_fifo_mem_isol_en
rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_in
rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_out
rf_chp_chp_rop_hcw_fifo_mem_raddr
rf_chp_chp_rop_hcw_fifo_mem_rclk
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_rdata
rf_chp_chp_rop_hcw_fifo_mem_re
rf_chp_chp_rop_hcw_fifo_mem_waddr
rf_chp_chp_rop_hcw_fifo_mem_wclk
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_wdata
rf_chp_chp_rop_hcw_fifo_mem_we
rf_chp_lsp_ap_cmp_fifo_mem_isol_en
rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_in
rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_out
rf_chp_lsp_ap_cmp_fifo_mem_raddr
rf_chp_lsp_ap_cmp_fifo_mem_rclk
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_rdata
rf_chp_lsp_ap_cmp_fifo_mem_re
rf_chp_lsp_ap_cmp_fifo_mem_waddr
rf_chp_lsp_ap_cmp_fifo_mem_wclk
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_wdata
rf_chp_lsp_ap_cmp_fifo_mem_we
rf_chp_lsp_tok_fifo_mem_isol_en
rf_chp_lsp_tok_fifo_mem_pwr_enable_b_in
rf_chp_lsp_tok_fifo_mem_pwr_enable_b_out
rf_chp_lsp_tok_fifo_mem_raddr
rf_chp_lsp_tok_fifo_mem_rclk
rf_chp_lsp_tok_fifo_mem_rclk_rst_n
rf_chp_lsp_tok_fifo_mem_rdata
rf_chp_lsp_tok_fifo_mem_re
rf_chp_lsp_tok_fifo_mem_waddr
rf_chp_lsp_tok_fifo_mem_wclk
rf_chp_lsp_tok_fifo_mem_wclk_rst_n
rf_chp_lsp_tok_fifo_mem_wdata
rf_chp_lsp_tok_fifo_mem_we
rf_chp_sys_tx_fifo_mem_isol_en
rf_chp_sys_tx_fifo_mem_pwr_enable_b_in
rf_chp_sys_tx_fifo_mem_pwr_enable_b_out
rf_chp_sys_tx_fifo_mem_raddr
rf_chp_sys_tx_fifo_mem_rclk
rf_chp_sys_tx_fifo_mem_rclk_rst_n
rf_chp_sys_tx_fifo_mem_rdata
rf_chp_sys_tx_fifo_mem_re
rf_chp_sys_tx_fifo_mem_waddr
rf_chp_sys_tx_fifo_mem_wclk
rf_chp_sys_tx_fifo_mem_wclk_rst_n
rf_chp_sys_tx_fifo_mem_wdata
rf_chp_sys_tx_fifo_mem_we
rf_cmp_id_chk_enbl_mem_isol_en
rf_cmp_id_chk_enbl_mem_pwr_enable_b_in
rf_cmp_id_chk_enbl_mem_pwr_enable_b_out
rf_cmp_id_chk_enbl_mem_raddr
rf_cmp_id_chk_enbl_mem_rclk
rf_cmp_id_chk_enbl_mem_rclk_rst_n
rf_cmp_id_chk_enbl_mem_rdata
rf_cmp_id_chk_enbl_mem_re
rf_cmp_id_chk_enbl_mem_waddr
rf_cmp_id_chk_enbl_mem_wclk
rf_cmp_id_chk_enbl_mem_wclk_rst_n
rf_cmp_id_chk_enbl_mem_wdata
rf_cmp_id_chk_enbl_mem_we
rf_count_rmw_pipe_dir_mem_isol_en
rf_count_rmw_pipe_dir_mem_pwr_enable_b_in
rf_count_rmw_pipe_dir_mem_pwr_enable_b_out
rf_count_rmw_pipe_dir_mem_raddr
rf_count_rmw_pipe_dir_mem_rclk
rf_count_rmw_pipe_dir_mem_rclk_rst_n
rf_count_rmw_pipe_dir_mem_rdata
rf_count_rmw_pipe_dir_mem_re
rf_count_rmw_pipe_dir_mem_waddr
rf_count_rmw_pipe_dir_mem_wclk
rf_count_rmw_pipe_dir_mem_wclk_rst_n
rf_count_rmw_pipe_dir_mem_wdata
rf_count_rmw_pipe_dir_mem_we
rf_count_rmw_pipe_ldb_mem_isol_en
rf_count_rmw_pipe_ldb_mem_pwr_enable_b_in
rf_count_rmw_pipe_ldb_mem_pwr_enable_b_out
rf_count_rmw_pipe_ldb_mem_raddr
rf_count_rmw_pipe_ldb_mem_rclk
rf_count_rmw_pipe_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_ldb_mem_rdata
rf_count_rmw_pipe_ldb_mem_re
rf_count_rmw_pipe_ldb_mem_waddr
rf_count_rmw_pipe_ldb_mem_wclk
rf_count_rmw_pipe_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_ldb_mem_wdata
rf_count_rmw_pipe_ldb_mem_we
rf_count_rmw_pipe_wd_dir_mem_isol_en
rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_in
rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_out
rf_count_rmw_pipe_wd_dir_mem_raddr
rf_count_rmw_pipe_wd_dir_mem_rclk
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_rdata
rf_count_rmw_pipe_wd_dir_mem_re
rf_count_rmw_pipe_wd_dir_mem_waddr
rf_count_rmw_pipe_wd_dir_mem_wclk
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_wdata
rf_count_rmw_pipe_wd_dir_mem_we
rf_count_rmw_pipe_wd_ldb_mem_isol_en
rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_in
rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_out
rf_count_rmw_pipe_wd_ldb_mem_raddr
rf_count_rmw_pipe_wd_ldb_mem_rclk
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_rdata
rf_count_rmw_pipe_wd_ldb_mem_re
rf_count_rmw_pipe_wd_ldb_mem_waddr
rf_count_rmw_pipe_wd_ldb_mem_wclk
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_wdata
rf_count_rmw_pipe_wd_ldb_mem_we
rf_dir_cq_depth_isol_en
rf_dir_cq_depth_pwr_enable_b_in
rf_dir_cq_depth_pwr_enable_b_out
rf_dir_cq_depth_raddr
rf_dir_cq_depth_rclk
rf_dir_cq_depth_rclk_rst_n
rf_dir_cq_depth_rdata
rf_dir_cq_depth_re
rf_dir_cq_depth_waddr
rf_dir_cq_depth_wclk
rf_dir_cq_depth_wclk_rst_n
rf_dir_cq_depth_wdata
rf_dir_cq_depth_we
rf_dir_cq_intr_thresh_isol_en
rf_dir_cq_intr_thresh_pwr_enable_b_in
rf_dir_cq_intr_thresh_pwr_enable_b_out
rf_dir_cq_intr_thresh_raddr
rf_dir_cq_intr_thresh_rclk
rf_dir_cq_intr_thresh_rclk_rst_n
rf_dir_cq_intr_thresh_rdata
rf_dir_cq_intr_thresh_re
rf_dir_cq_intr_thresh_waddr
rf_dir_cq_intr_thresh_wclk
rf_dir_cq_intr_thresh_wclk_rst_n
rf_dir_cq_intr_thresh_wdata
rf_dir_cq_intr_thresh_we
rf_dir_cq_token_depth_select_isol_en
rf_dir_cq_token_depth_select_pwr_enable_b_in
rf_dir_cq_token_depth_select_pwr_enable_b_out
rf_dir_cq_token_depth_select_raddr
rf_dir_cq_token_depth_select_rclk
rf_dir_cq_token_depth_select_rclk_rst_n
rf_dir_cq_token_depth_select_rdata
rf_dir_cq_token_depth_select_re
rf_dir_cq_token_depth_select_waddr
rf_dir_cq_token_depth_select_wclk
rf_dir_cq_token_depth_select_wclk_rst_n
rf_dir_cq_token_depth_select_wdata
rf_dir_cq_token_depth_select_we
rf_dir_cq_wptr_isol_en
rf_dir_cq_wptr_pwr_enable_b_in
rf_dir_cq_wptr_pwr_enable_b_out
rf_dir_cq_wptr_raddr
rf_dir_cq_wptr_rclk
rf_dir_cq_wptr_rclk_rst_n
rf_dir_cq_wptr_rdata
rf_dir_cq_wptr_re
rf_dir_cq_wptr_waddr
rf_dir_cq_wptr_wclk
rf_dir_cq_wptr_wclk_rst_n
rf_dir_cq_wptr_wdata
rf_dir_cq_wptr_we
rf_dir_rply_req_fifo_mem_isol_en
rf_dir_rply_req_fifo_mem_pwr_enable_b_in
rf_dir_rply_req_fifo_mem_pwr_enable_b_out
rf_dir_rply_req_fifo_mem_raddr
rf_dir_rply_req_fifo_mem_rclk
rf_dir_rply_req_fifo_mem_rclk_rst_n
rf_dir_rply_req_fifo_mem_rdata
rf_dir_rply_req_fifo_mem_re
rf_dir_rply_req_fifo_mem_waddr
rf_dir_rply_req_fifo_mem_wclk
rf_dir_rply_req_fifo_mem_wclk_rst_n
rf_dir_rply_req_fifo_mem_wdata
rf_dir_rply_req_fifo_mem_we
rf_dir_wb0_isol_en
rf_dir_wb0_pwr_enable_b_in
rf_dir_wb0_pwr_enable_b_out
rf_dir_wb0_raddr
rf_dir_wb0_rclk
rf_dir_wb0_rclk_rst_n
rf_dir_wb0_rdata
rf_dir_wb0_re
rf_dir_wb0_waddr
rf_dir_wb0_wclk
rf_dir_wb0_wclk_rst_n
rf_dir_wb0_wdata
rf_dir_wb0_we
rf_dir_wb1_isol_en
rf_dir_wb1_pwr_enable_b_in
rf_dir_wb1_pwr_enable_b_out
rf_dir_wb1_raddr
rf_dir_wb1_rclk
rf_dir_wb1_rclk_rst_n
rf_dir_wb1_rdata
rf_dir_wb1_re
rf_dir_wb1_waddr
rf_dir_wb1_wclk
rf_dir_wb1_wclk_rst_n
rf_dir_wb1_wdata
rf_dir_wb1_we
rf_dir_wb2_isol_en
rf_dir_wb2_pwr_enable_b_in
rf_dir_wb2_pwr_enable_b_out
rf_dir_wb2_raddr
rf_dir_wb2_rclk
rf_dir_wb2_rclk_rst_n
rf_dir_wb2_rdata
rf_dir_wb2_re
rf_dir_wb2_waddr
rf_dir_wb2_wclk
rf_dir_wb2_wclk_rst_n
rf_dir_wb2_wdata
rf_dir_wb2_we
rf_hcw_enq_fifo_isol_en
rf_hcw_enq_fifo_pwr_enable_b_in
rf_hcw_enq_fifo_pwr_enable_b_out
rf_hcw_enq_fifo_raddr
rf_hcw_enq_fifo_rclk
rf_hcw_enq_fifo_rclk_rst_n
rf_hcw_enq_fifo_rdata
rf_hcw_enq_fifo_re
rf_hcw_enq_fifo_waddr
rf_hcw_enq_fifo_wclk
rf_hcw_enq_fifo_wclk_rst_n
rf_hcw_enq_fifo_wdata
rf_hcw_enq_fifo_we
rf_hcw_enq_w_rx_sync_mem_isol_en
rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_in
rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_out
rf_hcw_enq_w_rx_sync_mem_raddr
rf_hcw_enq_w_rx_sync_mem_rclk
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n
rf_hcw_enq_w_rx_sync_mem_rdata
rf_hcw_enq_w_rx_sync_mem_re
rf_hcw_enq_w_rx_sync_mem_waddr
rf_hcw_enq_w_rx_sync_mem_wclk
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n
rf_hcw_enq_w_rx_sync_mem_wdata
rf_hcw_enq_w_rx_sync_mem_we
rf_hist_list_a_minmax_isol_en
rf_hist_list_a_minmax_pwr_enable_b_in
rf_hist_list_a_minmax_pwr_enable_b_out
rf_hist_list_a_minmax_raddr
rf_hist_list_a_minmax_rclk
rf_hist_list_a_minmax_rclk_rst_n
rf_hist_list_a_minmax_rdata
rf_hist_list_a_minmax_re
rf_hist_list_a_minmax_waddr
rf_hist_list_a_minmax_wclk
rf_hist_list_a_minmax_wclk_rst_n
rf_hist_list_a_minmax_wdata
rf_hist_list_a_minmax_we
rf_hist_list_a_ptr_isol_en
rf_hist_list_a_ptr_pwr_enable_b_in
rf_hist_list_a_ptr_pwr_enable_b_out
rf_hist_list_a_ptr_raddr
rf_hist_list_a_ptr_rclk
rf_hist_list_a_ptr_rclk_rst_n
rf_hist_list_a_ptr_rdata
rf_hist_list_a_ptr_re
rf_hist_list_a_ptr_waddr
rf_hist_list_a_ptr_wclk
rf_hist_list_a_ptr_wclk_rst_n
rf_hist_list_a_ptr_wdata
rf_hist_list_a_ptr_we
rf_hist_list_minmax_isol_en
rf_hist_list_minmax_pwr_enable_b_in
rf_hist_list_minmax_pwr_enable_b_out
rf_hist_list_minmax_raddr
rf_hist_list_minmax_rclk
rf_hist_list_minmax_rclk_rst_n
rf_hist_list_minmax_rdata
rf_hist_list_minmax_re
rf_hist_list_minmax_waddr
rf_hist_list_minmax_wclk
rf_hist_list_minmax_wclk_rst_n
rf_hist_list_minmax_wdata
rf_hist_list_minmax_we
rf_hist_list_ptr_isol_en
rf_hist_list_ptr_pwr_enable_b_in
rf_hist_list_ptr_pwr_enable_b_out
rf_hist_list_ptr_raddr
rf_hist_list_ptr_rclk
rf_hist_list_ptr_rclk_rst_n
rf_hist_list_ptr_rdata
rf_hist_list_ptr_re
rf_hist_list_ptr_waddr
rf_hist_list_ptr_wclk
rf_hist_list_ptr_wclk_rst_n
rf_hist_list_ptr_wdata
rf_hist_list_ptr_we
rf_ibcpl_data_fifo_raddr
rf_ibcpl_data_fifo_rclk
rf_ibcpl_data_fifo_rclk_rst_n
rf_ibcpl_data_fifo_rdata
rf_ibcpl_data_fifo_re
rf_ibcpl_data_fifo_waddr
rf_ibcpl_data_fifo_wclk
rf_ibcpl_data_fifo_wclk_rst_n
rf_ibcpl_data_fifo_wdata
rf_ibcpl_data_fifo_we
rf_ibcpl_hdr_fifo_raddr
rf_ibcpl_hdr_fifo_rclk
rf_ibcpl_hdr_fifo_rclk_rst_n
rf_ibcpl_hdr_fifo_rdata
rf_ibcpl_hdr_fifo_re
rf_ibcpl_hdr_fifo_waddr
rf_ibcpl_hdr_fifo_wclk
rf_ibcpl_hdr_fifo_wclk_rst_n
rf_ibcpl_hdr_fifo_wdata
rf_ibcpl_hdr_fifo_we
rf_ldb_cq_depth_isol_en
rf_ldb_cq_depth_pwr_enable_b_in
rf_ldb_cq_depth_pwr_enable_b_out
rf_ldb_cq_depth_raddr
rf_ldb_cq_depth_rclk
rf_ldb_cq_depth_rclk_rst_n
rf_ldb_cq_depth_rdata
rf_ldb_cq_depth_re
rf_ldb_cq_depth_waddr
rf_ldb_cq_depth_wclk
rf_ldb_cq_depth_wclk_rst_n
rf_ldb_cq_depth_wdata
rf_ldb_cq_depth_we
rf_ldb_cq_intr_thresh_isol_en
rf_ldb_cq_intr_thresh_pwr_enable_b_in
rf_ldb_cq_intr_thresh_pwr_enable_b_out
rf_ldb_cq_intr_thresh_raddr
rf_ldb_cq_intr_thresh_rclk
rf_ldb_cq_intr_thresh_rclk_rst_n
rf_ldb_cq_intr_thresh_rdata
rf_ldb_cq_intr_thresh_re
rf_ldb_cq_intr_thresh_waddr
rf_ldb_cq_intr_thresh_wclk
rf_ldb_cq_intr_thresh_wclk_rst_n
rf_ldb_cq_intr_thresh_wdata
rf_ldb_cq_intr_thresh_we
rf_ldb_cq_on_off_threshold_isol_en
rf_ldb_cq_on_off_threshold_pwr_enable_b_in
rf_ldb_cq_on_off_threshold_pwr_enable_b_out
rf_ldb_cq_on_off_threshold_raddr
rf_ldb_cq_on_off_threshold_rclk
rf_ldb_cq_on_off_threshold_rclk_rst_n
rf_ldb_cq_on_off_threshold_rdata
rf_ldb_cq_on_off_threshold_re
rf_ldb_cq_on_off_threshold_waddr
rf_ldb_cq_on_off_threshold_wclk
rf_ldb_cq_on_off_threshold_wclk_rst_n
rf_ldb_cq_on_off_threshold_wdata
rf_ldb_cq_on_off_threshold_we
rf_ldb_cq_token_depth_select_isol_en
rf_ldb_cq_token_depth_select_pwr_enable_b_in
rf_ldb_cq_token_depth_select_pwr_enable_b_out
rf_ldb_cq_token_depth_select_raddr
rf_ldb_cq_token_depth_select_rclk
rf_ldb_cq_token_depth_select_rclk_rst_n
rf_ldb_cq_token_depth_select_rdata
rf_ldb_cq_token_depth_select_re
rf_ldb_cq_token_depth_select_waddr
rf_ldb_cq_token_depth_select_wclk
rf_ldb_cq_token_depth_select_wclk_rst_n
rf_ldb_cq_token_depth_select_wdata
rf_ldb_cq_token_depth_select_we
rf_ldb_cq_wptr_isol_en
rf_ldb_cq_wptr_pwr_enable_b_in
rf_ldb_cq_wptr_pwr_enable_b_out
rf_ldb_cq_wptr_raddr
rf_ldb_cq_wptr_rclk
rf_ldb_cq_wptr_rclk_rst_n
rf_ldb_cq_wptr_rdata
rf_ldb_cq_wptr_re
rf_ldb_cq_wptr_waddr
rf_ldb_cq_wptr_wclk
rf_ldb_cq_wptr_wclk_rst_n
rf_ldb_cq_wptr_wdata
rf_ldb_cq_wptr_we
rf_ldb_rply_req_fifo_mem_isol_en
rf_ldb_rply_req_fifo_mem_pwr_enable_b_in
rf_ldb_rply_req_fifo_mem_pwr_enable_b_out
rf_ldb_rply_req_fifo_mem_raddr
rf_ldb_rply_req_fifo_mem_rclk
rf_ldb_rply_req_fifo_mem_rclk_rst_n
rf_ldb_rply_req_fifo_mem_rdata
rf_ldb_rply_req_fifo_mem_re
rf_ldb_rply_req_fifo_mem_waddr
rf_ldb_rply_req_fifo_mem_wclk
rf_ldb_rply_req_fifo_mem_wclk_rst_n
rf_ldb_rply_req_fifo_mem_wdata
rf_ldb_rply_req_fifo_mem_we
rf_ldb_wb0_isol_en
rf_ldb_wb0_pwr_enable_b_in
rf_ldb_wb0_pwr_enable_b_out
rf_ldb_wb0_raddr
rf_ldb_wb0_rclk
rf_ldb_wb0_rclk_rst_n
rf_ldb_wb0_rdata
rf_ldb_wb0_re
rf_ldb_wb0_waddr
rf_ldb_wb0_wclk
rf_ldb_wb0_wclk_rst_n
rf_ldb_wb0_wdata
rf_ldb_wb0_we
rf_ldb_wb1_isol_en
rf_ldb_wb1_pwr_enable_b_in
rf_ldb_wb1_pwr_enable_b_out
rf_ldb_wb1_raddr
rf_ldb_wb1_rclk
rf_ldb_wb1_rclk_rst_n
rf_ldb_wb1_rdata
rf_ldb_wb1_re
rf_ldb_wb1_waddr
rf_ldb_wb1_wclk
rf_ldb_wb1_wclk_rst_n
rf_ldb_wb1_wdata
rf_ldb_wb1_we
rf_ldb_wb2_isol_en
rf_ldb_wb2_pwr_enable_b_in
rf_ldb_wb2_pwr_enable_b_out
rf_ldb_wb2_raddr
rf_ldb_wb2_rclk
rf_ldb_wb2_rclk_rst_n
rf_ldb_wb2_rdata
rf_ldb_wb2_re
rf_ldb_wb2_waddr
rf_ldb_wb2_wclk
rf_ldb_wb2_wclk_rst_n
rf_ldb_wb2_wdata
rf_ldb_wb2_we
rf_lsp_reordercmp_fifo_mem_isol_en
rf_lsp_reordercmp_fifo_mem_pwr_enable_b_in
rf_lsp_reordercmp_fifo_mem_pwr_enable_b_out
rf_lsp_reordercmp_fifo_mem_raddr
rf_lsp_reordercmp_fifo_mem_rclk
rf_lsp_reordercmp_fifo_mem_rclk_rst_n
rf_lsp_reordercmp_fifo_mem_rdata
rf_lsp_reordercmp_fifo_mem_re
rf_lsp_reordercmp_fifo_mem_waddr
rf_lsp_reordercmp_fifo_mem_wclk
rf_lsp_reordercmp_fifo_mem_wclk_rst_n
rf_lsp_reordercmp_fifo_mem_wdata
rf_lsp_reordercmp_fifo_mem_we
rf_lut_dir_cq2vf_pf_ro_isol_en
rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_in
rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_out
rf_lut_dir_cq2vf_pf_ro_raddr
rf_lut_dir_cq2vf_pf_ro_rclk
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n
rf_lut_dir_cq2vf_pf_ro_rdata
rf_lut_dir_cq2vf_pf_ro_re
rf_lut_dir_cq2vf_pf_ro_waddr
rf_lut_dir_cq2vf_pf_ro_wclk
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n
rf_lut_dir_cq2vf_pf_ro_wdata
rf_lut_dir_cq2vf_pf_ro_we
rf_lut_dir_cq_addr_l_isol_en
rf_lut_dir_cq_addr_l_pwr_enable_b_in
rf_lut_dir_cq_addr_l_pwr_enable_b_out
rf_lut_dir_cq_addr_l_raddr
rf_lut_dir_cq_addr_l_rclk
rf_lut_dir_cq_addr_l_rclk_rst_n
rf_lut_dir_cq_addr_l_rdata
rf_lut_dir_cq_addr_l_re
rf_lut_dir_cq_addr_l_waddr
rf_lut_dir_cq_addr_l_wclk
rf_lut_dir_cq_addr_l_wclk_rst_n
rf_lut_dir_cq_addr_l_wdata
rf_lut_dir_cq_addr_l_we
rf_lut_dir_cq_addr_u_isol_en
rf_lut_dir_cq_addr_u_pwr_enable_b_in
rf_lut_dir_cq_addr_u_pwr_enable_b_out
rf_lut_dir_cq_addr_u_raddr
rf_lut_dir_cq_addr_u_rclk
rf_lut_dir_cq_addr_u_rclk_rst_n
rf_lut_dir_cq_addr_u_rdata
rf_lut_dir_cq_addr_u_re
rf_lut_dir_cq_addr_u_waddr
rf_lut_dir_cq_addr_u_wclk
rf_lut_dir_cq_addr_u_wclk_rst_n
rf_lut_dir_cq_addr_u_wdata
rf_lut_dir_cq_addr_u_we
rf_lut_dir_cq_ai_addr_l_isol_en
rf_lut_dir_cq_ai_addr_l_pwr_enable_b_in
rf_lut_dir_cq_ai_addr_l_pwr_enable_b_out
rf_lut_dir_cq_ai_addr_l_raddr
rf_lut_dir_cq_ai_addr_l_rclk
rf_lut_dir_cq_ai_addr_l_rclk_rst_n
rf_lut_dir_cq_ai_addr_l_rdata
rf_lut_dir_cq_ai_addr_l_re
rf_lut_dir_cq_ai_addr_l_waddr
rf_lut_dir_cq_ai_addr_l_wclk
rf_lut_dir_cq_ai_addr_l_wclk_rst_n
rf_lut_dir_cq_ai_addr_l_wdata
rf_lut_dir_cq_ai_addr_l_we
rf_lut_dir_cq_ai_addr_u_isol_en
rf_lut_dir_cq_ai_addr_u_pwr_enable_b_in
rf_lut_dir_cq_ai_addr_u_pwr_enable_b_out
rf_lut_dir_cq_ai_addr_u_raddr
rf_lut_dir_cq_ai_addr_u_rclk
rf_lut_dir_cq_ai_addr_u_rclk_rst_n
rf_lut_dir_cq_ai_addr_u_rdata
rf_lut_dir_cq_ai_addr_u_re
rf_lut_dir_cq_ai_addr_u_waddr
rf_lut_dir_cq_ai_addr_u_wclk
rf_lut_dir_cq_ai_addr_u_wclk_rst_n
rf_lut_dir_cq_ai_addr_u_wdata
rf_lut_dir_cq_ai_addr_u_we
rf_lut_dir_cq_ai_data_isol_en
rf_lut_dir_cq_ai_data_pwr_enable_b_in
rf_lut_dir_cq_ai_data_pwr_enable_b_out
rf_lut_dir_cq_ai_data_raddr
rf_lut_dir_cq_ai_data_rclk
rf_lut_dir_cq_ai_data_rclk_rst_n
rf_lut_dir_cq_ai_data_rdata
rf_lut_dir_cq_ai_data_re
rf_lut_dir_cq_ai_data_waddr
rf_lut_dir_cq_ai_data_wclk
rf_lut_dir_cq_ai_data_wclk_rst_n
rf_lut_dir_cq_ai_data_wdata
rf_lut_dir_cq_ai_data_we
rf_lut_dir_cq_isr_isol_en
rf_lut_dir_cq_isr_pwr_enable_b_in
rf_lut_dir_cq_isr_pwr_enable_b_out
rf_lut_dir_cq_isr_raddr
rf_lut_dir_cq_isr_rclk
rf_lut_dir_cq_isr_rclk_rst_n
rf_lut_dir_cq_isr_rdata
rf_lut_dir_cq_isr_re
rf_lut_dir_cq_isr_waddr
rf_lut_dir_cq_isr_wclk
rf_lut_dir_cq_isr_wclk_rst_n
rf_lut_dir_cq_isr_wdata
rf_lut_dir_cq_isr_we
rf_lut_dir_cq_pasid_isol_en
rf_lut_dir_cq_pasid_pwr_enable_b_in
rf_lut_dir_cq_pasid_pwr_enable_b_out
rf_lut_dir_cq_pasid_raddr
rf_lut_dir_cq_pasid_rclk
rf_lut_dir_cq_pasid_rclk_rst_n
rf_lut_dir_cq_pasid_rdata
rf_lut_dir_cq_pasid_re
rf_lut_dir_cq_pasid_waddr
rf_lut_dir_cq_pasid_wclk
rf_lut_dir_cq_pasid_wclk_rst_n
rf_lut_dir_cq_pasid_wdata
rf_lut_dir_cq_pasid_we
rf_lut_dir_pp2vas_isol_en
rf_lut_dir_pp2vas_pwr_enable_b_in
rf_lut_dir_pp2vas_pwr_enable_b_out
rf_lut_dir_pp2vas_raddr
rf_lut_dir_pp2vas_rclk
rf_lut_dir_pp2vas_rclk_rst_n
rf_lut_dir_pp2vas_rdata
rf_lut_dir_pp2vas_re
rf_lut_dir_pp2vas_waddr
rf_lut_dir_pp2vas_wclk
rf_lut_dir_pp2vas_wclk_rst_n
rf_lut_dir_pp2vas_wdata
rf_lut_dir_pp2vas_we
rf_lut_dir_pp_v_isol_en
rf_lut_dir_pp_v_pwr_enable_b_in
rf_lut_dir_pp_v_pwr_enable_b_out
rf_lut_dir_pp_v_raddr
rf_lut_dir_pp_v_rclk
rf_lut_dir_pp_v_rclk_rst_n
rf_lut_dir_pp_v_rdata
rf_lut_dir_pp_v_re
rf_lut_dir_pp_v_waddr
rf_lut_dir_pp_v_wclk
rf_lut_dir_pp_v_wclk_rst_n
rf_lut_dir_pp_v_wdata
rf_lut_dir_pp_v_we
rf_lut_dir_vasqid_v_isol_en
rf_lut_dir_vasqid_v_pwr_enable_b_in
rf_lut_dir_vasqid_v_pwr_enable_b_out
rf_lut_dir_vasqid_v_raddr
rf_lut_dir_vasqid_v_rclk
rf_lut_dir_vasqid_v_rclk_rst_n
rf_lut_dir_vasqid_v_rdata
rf_lut_dir_vasqid_v_re
rf_lut_dir_vasqid_v_waddr
rf_lut_dir_vasqid_v_wclk
rf_lut_dir_vasqid_v_wclk_rst_n
rf_lut_dir_vasqid_v_wdata
rf_lut_dir_vasqid_v_we
rf_lut_ldb_cq2vf_pf_ro_isol_en
rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_in
rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_out
rf_lut_ldb_cq2vf_pf_ro_raddr
rf_lut_ldb_cq2vf_pf_ro_rclk
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_rdata
rf_lut_ldb_cq2vf_pf_ro_re
rf_lut_ldb_cq2vf_pf_ro_waddr
rf_lut_ldb_cq2vf_pf_ro_wclk
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_wdata
rf_lut_ldb_cq2vf_pf_ro_we
rf_lut_ldb_cq_addr_l_isol_en
rf_lut_ldb_cq_addr_l_pwr_enable_b_in
rf_lut_ldb_cq_addr_l_pwr_enable_b_out
rf_lut_ldb_cq_addr_l_raddr
rf_lut_ldb_cq_addr_l_rclk
rf_lut_ldb_cq_addr_l_rclk_rst_n
rf_lut_ldb_cq_addr_l_rdata
rf_lut_ldb_cq_addr_l_re
rf_lut_ldb_cq_addr_l_waddr
rf_lut_ldb_cq_addr_l_wclk
rf_lut_ldb_cq_addr_l_wclk_rst_n
rf_lut_ldb_cq_addr_l_wdata
rf_lut_ldb_cq_addr_l_we
rf_lut_ldb_cq_addr_u_isol_en
rf_lut_ldb_cq_addr_u_pwr_enable_b_in
rf_lut_ldb_cq_addr_u_pwr_enable_b_out
rf_lut_ldb_cq_addr_u_raddr
rf_lut_ldb_cq_addr_u_rclk
rf_lut_ldb_cq_addr_u_rclk_rst_n
rf_lut_ldb_cq_addr_u_rdata
rf_lut_ldb_cq_addr_u_re
rf_lut_ldb_cq_addr_u_waddr
rf_lut_ldb_cq_addr_u_wclk
rf_lut_ldb_cq_addr_u_wclk_rst_n
rf_lut_ldb_cq_addr_u_wdata
rf_lut_ldb_cq_addr_u_we
rf_lut_ldb_cq_ai_addr_l_isol_en
rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_in
rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_out
rf_lut_ldb_cq_ai_addr_l_raddr
rf_lut_ldb_cq_ai_addr_l_rclk
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n
rf_lut_ldb_cq_ai_addr_l_rdata
rf_lut_ldb_cq_ai_addr_l_re
rf_lut_ldb_cq_ai_addr_l_waddr
rf_lut_ldb_cq_ai_addr_l_wclk
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n
rf_lut_ldb_cq_ai_addr_l_wdata
rf_lut_ldb_cq_ai_addr_l_we
rf_lut_ldb_cq_ai_addr_u_isol_en
rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_in
rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_out
rf_lut_ldb_cq_ai_addr_u_raddr
rf_lut_ldb_cq_ai_addr_u_rclk
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n
rf_lut_ldb_cq_ai_addr_u_rdata
rf_lut_ldb_cq_ai_addr_u_re
rf_lut_ldb_cq_ai_addr_u_waddr
rf_lut_ldb_cq_ai_addr_u_wclk
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n
rf_lut_ldb_cq_ai_addr_u_wdata
rf_lut_ldb_cq_ai_addr_u_we
rf_lut_ldb_cq_ai_data_isol_en
rf_lut_ldb_cq_ai_data_pwr_enable_b_in
rf_lut_ldb_cq_ai_data_pwr_enable_b_out
rf_lut_ldb_cq_ai_data_raddr
rf_lut_ldb_cq_ai_data_rclk
rf_lut_ldb_cq_ai_data_rclk_rst_n
rf_lut_ldb_cq_ai_data_rdata
rf_lut_ldb_cq_ai_data_re
rf_lut_ldb_cq_ai_data_waddr
rf_lut_ldb_cq_ai_data_wclk
rf_lut_ldb_cq_ai_data_wclk_rst_n
rf_lut_ldb_cq_ai_data_wdata
rf_lut_ldb_cq_ai_data_we
rf_lut_ldb_cq_isr_isol_en
rf_lut_ldb_cq_isr_pwr_enable_b_in
rf_lut_ldb_cq_isr_pwr_enable_b_out
rf_lut_ldb_cq_isr_raddr
rf_lut_ldb_cq_isr_rclk
rf_lut_ldb_cq_isr_rclk_rst_n
rf_lut_ldb_cq_isr_rdata
rf_lut_ldb_cq_isr_re
rf_lut_ldb_cq_isr_waddr
rf_lut_ldb_cq_isr_wclk
rf_lut_ldb_cq_isr_wclk_rst_n
rf_lut_ldb_cq_isr_wdata
rf_lut_ldb_cq_isr_we
rf_lut_ldb_cq_pasid_isol_en
rf_lut_ldb_cq_pasid_pwr_enable_b_in
rf_lut_ldb_cq_pasid_pwr_enable_b_out
rf_lut_ldb_cq_pasid_raddr
rf_lut_ldb_cq_pasid_rclk
rf_lut_ldb_cq_pasid_rclk_rst_n
rf_lut_ldb_cq_pasid_rdata
rf_lut_ldb_cq_pasid_re
rf_lut_ldb_cq_pasid_waddr
rf_lut_ldb_cq_pasid_wclk
rf_lut_ldb_cq_pasid_wclk_rst_n
rf_lut_ldb_cq_pasid_wdata
rf_lut_ldb_cq_pasid_we
rf_lut_ldb_pp2vas_isol_en
rf_lut_ldb_pp2vas_pwr_enable_b_in
rf_lut_ldb_pp2vas_pwr_enable_b_out
rf_lut_ldb_pp2vas_raddr
rf_lut_ldb_pp2vas_rclk
rf_lut_ldb_pp2vas_rclk_rst_n
rf_lut_ldb_pp2vas_rdata
rf_lut_ldb_pp2vas_re
rf_lut_ldb_pp2vas_waddr
rf_lut_ldb_pp2vas_wclk
rf_lut_ldb_pp2vas_wclk_rst_n
rf_lut_ldb_pp2vas_wdata
rf_lut_ldb_pp2vas_we
rf_lut_ldb_qid2vqid_isol_en
rf_lut_ldb_qid2vqid_pwr_enable_b_in
rf_lut_ldb_qid2vqid_pwr_enable_b_out
rf_lut_ldb_qid2vqid_raddr
rf_lut_ldb_qid2vqid_rclk
rf_lut_ldb_qid2vqid_rclk_rst_n
rf_lut_ldb_qid2vqid_rdata
rf_lut_ldb_qid2vqid_re
rf_lut_ldb_qid2vqid_waddr
rf_lut_ldb_qid2vqid_wclk
rf_lut_ldb_qid2vqid_wclk_rst_n
rf_lut_ldb_qid2vqid_wdata
rf_lut_ldb_qid2vqid_we
rf_lut_ldb_vasqid_v_isol_en
rf_lut_ldb_vasqid_v_pwr_enable_b_in
rf_lut_ldb_vasqid_v_pwr_enable_b_out
rf_lut_ldb_vasqid_v_raddr
rf_lut_ldb_vasqid_v_rclk
rf_lut_ldb_vasqid_v_rclk_rst_n
rf_lut_ldb_vasqid_v_rdata
rf_lut_ldb_vasqid_v_re
rf_lut_ldb_vasqid_v_waddr
rf_lut_ldb_vasqid_v_wclk
rf_lut_ldb_vasqid_v_wclk_rst_n
rf_lut_ldb_vasqid_v_wdata
rf_lut_ldb_vasqid_v_we
rf_lut_vf_dir_vpp2pp_isol_en
rf_lut_vf_dir_vpp2pp_pwr_enable_b_in
rf_lut_vf_dir_vpp2pp_pwr_enable_b_out
rf_lut_vf_dir_vpp2pp_raddr
rf_lut_vf_dir_vpp2pp_rclk
rf_lut_vf_dir_vpp2pp_rclk_rst_n
rf_lut_vf_dir_vpp2pp_rdata
rf_lut_vf_dir_vpp2pp_re
rf_lut_vf_dir_vpp2pp_waddr
rf_lut_vf_dir_vpp2pp_wclk
rf_lut_vf_dir_vpp2pp_wclk_rst_n
rf_lut_vf_dir_vpp2pp_wdata
rf_lut_vf_dir_vpp2pp_we
rf_lut_vf_dir_vpp_v_isol_en
rf_lut_vf_dir_vpp_v_pwr_enable_b_in
rf_lut_vf_dir_vpp_v_pwr_enable_b_out
rf_lut_vf_dir_vpp_v_raddr
rf_lut_vf_dir_vpp_v_rclk
rf_lut_vf_dir_vpp_v_rclk_rst_n
rf_lut_vf_dir_vpp_v_rdata
rf_lut_vf_dir_vpp_v_re
rf_lut_vf_dir_vpp_v_waddr
rf_lut_vf_dir_vpp_v_wclk
rf_lut_vf_dir_vpp_v_wclk_rst_n
rf_lut_vf_dir_vpp_v_wdata
rf_lut_vf_dir_vpp_v_we
rf_lut_vf_dir_vqid2qid_isol_en
rf_lut_vf_dir_vqid2qid_pwr_enable_b_in
rf_lut_vf_dir_vqid2qid_pwr_enable_b_out
rf_lut_vf_dir_vqid2qid_raddr
rf_lut_vf_dir_vqid2qid_rclk
rf_lut_vf_dir_vqid2qid_rclk_rst_n
rf_lut_vf_dir_vqid2qid_rdata
rf_lut_vf_dir_vqid2qid_re
rf_lut_vf_dir_vqid2qid_waddr
rf_lut_vf_dir_vqid2qid_wclk
rf_lut_vf_dir_vqid2qid_wclk_rst_n
rf_lut_vf_dir_vqid2qid_wdata
rf_lut_vf_dir_vqid2qid_we
rf_lut_vf_dir_vqid_v_isol_en
rf_lut_vf_dir_vqid_v_pwr_enable_b_in
rf_lut_vf_dir_vqid_v_pwr_enable_b_out
rf_lut_vf_dir_vqid_v_raddr
rf_lut_vf_dir_vqid_v_rclk
rf_lut_vf_dir_vqid_v_rclk_rst_n
rf_lut_vf_dir_vqid_v_rdata
rf_lut_vf_dir_vqid_v_re
rf_lut_vf_dir_vqid_v_waddr
rf_lut_vf_dir_vqid_v_wclk
rf_lut_vf_dir_vqid_v_wclk_rst_n
rf_lut_vf_dir_vqid_v_wdata
rf_lut_vf_dir_vqid_v_we
rf_lut_vf_ldb_vpp2pp_isol_en
rf_lut_vf_ldb_vpp2pp_pwr_enable_b_in
rf_lut_vf_ldb_vpp2pp_pwr_enable_b_out
rf_lut_vf_ldb_vpp2pp_raddr
rf_lut_vf_ldb_vpp2pp_rclk
rf_lut_vf_ldb_vpp2pp_rclk_rst_n
rf_lut_vf_ldb_vpp2pp_rdata
rf_lut_vf_ldb_vpp2pp_re
rf_lut_vf_ldb_vpp2pp_waddr
rf_lut_vf_ldb_vpp2pp_wclk
rf_lut_vf_ldb_vpp2pp_wclk_rst_n
rf_lut_vf_ldb_vpp2pp_wdata
rf_lut_vf_ldb_vpp2pp_we
rf_lut_vf_ldb_vpp_v_isol_en
rf_lut_vf_ldb_vpp_v_pwr_enable_b_in
rf_lut_vf_ldb_vpp_v_pwr_enable_b_out
rf_lut_vf_ldb_vpp_v_raddr
rf_lut_vf_ldb_vpp_v_rclk
rf_lut_vf_ldb_vpp_v_rclk_rst_n
rf_lut_vf_ldb_vpp_v_rdata
rf_lut_vf_ldb_vpp_v_re
rf_lut_vf_ldb_vpp_v_waddr
rf_lut_vf_ldb_vpp_v_wclk
rf_lut_vf_ldb_vpp_v_wclk_rst_n
rf_lut_vf_ldb_vpp_v_wdata
rf_lut_vf_ldb_vpp_v_we
rf_lut_vf_ldb_vqid2qid_isol_en
rf_lut_vf_ldb_vqid2qid_pwr_enable_b_in
rf_lut_vf_ldb_vqid2qid_pwr_enable_b_out
rf_lut_vf_ldb_vqid2qid_raddr
rf_lut_vf_ldb_vqid2qid_rclk
rf_lut_vf_ldb_vqid2qid_rclk_rst_n
rf_lut_vf_ldb_vqid2qid_rdata
rf_lut_vf_ldb_vqid2qid_re
rf_lut_vf_ldb_vqid2qid_waddr
rf_lut_vf_ldb_vqid2qid_wclk
rf_lut_vf_ldb_vqid2qid_wclk_rst_n
rf_lut_vf_ldb_vqid2qid_wdata
rf_lut_vf_ldb_vqid2qid_we
rf_lut_vf_ldb_vqid_v_isol_en
rf_lut_vf_ldb_vqid_v_pwr_enable_b_in
rf_lut_vf_ldb_vqid_v_pwr_enable_b_out
rf_lut_vf_ldb_vqid_v_raddr
rf_lut_vf_ldb_vqid_v_rclk
rf_lut_vf_ldb_vqid_v_rclk_rst_n
rf_lut_vf_ldb_vqid_v_rdata
rf_lut_vf_ldb_vqid_v_re
rf_lut_vf_ldb_vqid_v_waddr
rf_lut_vf_ldb_vqid_v_wclk
rf_lut_vf_ldb_vqid_v_wclk_rst_n
rf_lut_vf_ldb_vqid_v_wdata
rf_lut_vf_ldb_vqid_v_we
rf_msix_tbl_word0_isol_en
rf_msix_tbl_word0_pwr_enable_b_in
rf_msix_tbl_word0_pwr_enable_b_out
rf_msix_tbl_word0_raddr
rf_msix_tbl_word0_rclk
rf_msix_tbl_word0_rclk_rst_n
rf_msix_tbl_word0_rdata
rf_msix_tbl_word0_re
rf_msix_tbl_word0_waddr
rf_msix_tbl_word0_wclk
rf_msix_tbl_word0_wclk_rst_n
rf_msix_tbl_word0_wdata
rf_msix_tbl_word0_we
rf_msix_tbl_word1_isol_en
rf_msix_tbl_word1_pwr_enable_b_in
rf_msix_tbl_word1_pwr_enable_b_out
rf_msix_tbl_word1_raddr
rf_msix_tbl_word1_rclk
rf_msix_tbl_word1_rclk_rst_n
rf_msix_tbl_word1_rdata
rf_msix_tbl_word1_re
rf_msix_tbl_word1_waddr
rf_msix_tbl_word1_wclk
rf_msix_tbl_word1_wclk_rst_n
rf_msix_tbl_word1_wdata
rf_msix_tbl_word1_we
rf_msix_tbl_word2_isol_en
rf_msix_tbl_word2_pwr_enable_b_in
rf_msix_tbl_word2_pwr_enable_b_out
rf_msix_tbl_word2_raddr
rf_msix_tbl_word2_rclk
rf_msix_tbl_word2_rclk_rst_n
rf_msix_tbl_word2_rdata
rf_msix_tbl_word2_re
rf_msix_tbl_word2_waddr
rf_msix_tbl_word2_wclk
rf_msix_tbl_word2_wclk_rst_n
rf_msix_tbl_word2_wdata
rf_msix_tbl_word2_we
rf_mstr_ll_data0_raddr
rf_mstr_ll_data0_rclk
rf_mstr_ll_data0_rclk_rst_n
rf_mstr_ll_data0_rdata
rf_mstr_ll_data0_re
rf_mstr_ll_data0_waddr
rf_mstr_ll_data0_wclk
rf_mstr_ll_data0_wclk_rst_n
rf_mstr_ll_data0_wdata
rf_mstr_ll_data0_we
rf_mstr_ll_data1_raddr
rf_mstr_ll_data1_rclk
rf_mstr_ll_data1_rclk_rst_n
rf_mstr_ll_data1_rdata
rf_mstr_ll_data1_re
rf_mstr_ll_data1_waddr
rf_mstr_ll_data1_wclk
rf_mstr_ll_data1_wclk_rst_n
rf_mstr_ll_data1_wdata
rf_mstr_ll_data1_we
rf_mstr_ll_data2_raddr
rf_mstr_ll_data2_rclk
rf_mstr_ll_data2_rclk_rst_n
rf_mstr_ll_data2_rdata
rf_mstr_ll_data2_re
rf_mstr_ll_data2_waddr
rf_mstr_ll_data2_wclk
rf_mstr_ll_data2_wclk_rst_n
rf_mstr_ll_data2_wdata
rf_mstr_ll_data2_we
rf_mstr_ll_data3_raddr
rf_mstr_ll_data3_rclk
rf_mstr_ll_data3_rclk_rst_n
rf_mstr_ll_data3_rdata
rf_mstr_ll_data3_re
rf_mstr_ll_data3_waddr
rf_mstr_ll_data3_wclk
rf_mstr_ll_data3_wclk_rst_n
rf_mstr_ll_data3_wdata
rf_mstr_ll_data3_we
rf_mstr_ll_hdr_raddr
rf_mstr_ll_hdr_rclk
rf_mstr_ll_hdr_rclk_rst_n
rf_mstr_ll_hdr_rdata
rf_mstr_ll_hdr_re
rf_mstr_ll_hdr_waddr
rf_mstr_ll_hdr_wclk
rf_mstr_ll_hdr_wclk_rst_n
rf_mstr_ll_hdr_wdata
rf_mstr_ll_hdr_we
rf_mstr_ll_hpa_raddr
rf_mstr_ll_hpa_rclk
rf_mstr_ll_hpa_rclk_rst_n
rf_mstr_ll_hpa_rdata
rf_mstr_ll_hpa_re
rf_mstr_ll_hpa_waddr
rf_mstr_ll_hpa_wclk
rf_mstr_ll_hpa_wclk_rst_n
rf_mstr_ll_hpa_wdata
rf_mstr_ll_hpa_we
rf_ord_qid_sn_isol_en
rf_ord_qid_sn_map_isol_en
rf_ord_qid_sn_map_pwr_enable_b_in
rf_ord_qid_sn_map_pwr_enable_b_out
rf_ord_qid_sn_map_raddr
rf_ord_qid_sn_map_rclk
rf_ord_qid_sn_map_rclk_rst_n
rf_ord_qid_sn_map_rdata
rf_ord_qid_sn_map_re
rf_ord_qid_sn_map_waddr
rf_ord_qid_sn_map_wclk
rf_ord_qid_sn_map_wclk_rst_n
rf_ord_qid_sn_map_wdata
rf_ord_qid_sn_map_we
rf_ord_qid_sn_pwr_enable_b_in
rf_ord_qid_sn_pwr_enable_b_out
rf_ord_qid_sn_raddr
rf_ord_qid_sn_rclk
rf_ord_qid_sn_rclk_rst_n
rf_ord_qid_sn_rdata
rf_ord_qid_sn_re
rf_ord_qid_sn_waddr
rf_ord_qid_sn_wclk
rf_ord_qid_sn_wclk_rst_n
rf_ord_qid_sn_wdata
rf_ord_qid_sn_we
rf_outbound_hcw_fifo_mem_isol_en
rf_outbound_hcw_fifo_mem_pwr_enable_b_in
rf_outbound_hcw_fifo_mem_pwr_enable_b_out
rf_outbound_hcw_fifo_mem_raddr
rf_outbound_hcw_fifo_mem_rclk
rf_outbound_hcw_fifo_mem_rclk_rst_n
rf_outbound_hcw_fifo_mem_rdata
rf_outbound_hcw_fifo_mem_re
rf_outbound_hcw_fifo_mem_waddr
rf_outbound_hcw_fifo_mem_wclk
rf_outbound_hcw_fifo_mem_wclk_rst_n
rf_outbound_hcw_fifo_mem_wdata
rf_outbound_hcw_fifo_mem_we
rf_qed_chp_sch_flid_ret_rx_sync_mem_isol_en
rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_in
rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_out
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_re
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_we
rf_qed_chp_sch_rx_sync_mem_isol_en
rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_in
rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_out
rf_qed_chp_sch_rx_sync_mem_raddr
rf_qed_chp_sch_rx_sync_mem_rclk
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_rx_sync_mem_rdata
rf_qed_chp_sch_rx_sync_mem_re
rf_qed_chp_sch_rx_sync_mem_waddr
rf_qed_chp_sch_rx_sync_mem_wclk
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_rx_sync_mem_wdata
rf_qed_chp_sch_rx_sync_mem_we
rf_qed_to_cq_fifo_mem_isol_en
rf_qed_to_cq_fifo_mem_pwr_enable_b_in
rf_qed_to_cq_fifo_mem_pwr_enable_b_out
rf_qed_to_cq_fifo_mem_raddr
rf_qed_to_cq_fifo_mem_rclk
rf_qed_to_cq_fifo_mem_rclk_rst_n
rf_qed_to_cq_fifo_mem_rdata
rf_qed_to_cq_fifo_mem_re
rf_qed_to_cq_fifo_mem_waddr
rf_qed_to_cq_fifo_mem_wclk
rf_qed_to_cq_fifo_mem_wclk_rst_n
rf_qed_to_cq_fifo_mem_wdata
rf_qed_to_cq_fifo_mem_we
rf_reord_cnt_mem_isol_en
rf_reord_cnt_mem_pwr_enable_b_in
rf_reord_cnt_mem_pwr_enable_b_out
rf_reord_cnt_mem_raddr
rf_reord_cnt_mem_rclk
rf_reord_cnt_mem_rclk_rst_n
rf_reord_cnt_mem_rdata
rf_reord_cnt_mem_re
rf_reord_cnt_mem_waddr
rf_reord_cnt_mem_wclk
rf_reord_cnt_mem_wclk_rst_n
rf_reord_cnt_mem_wdata
rf_reord_cnt_mem_we
rf_reord_dirhp_mem_isol_en
rf_reord_dirhp_mem_pwr_enable_b_in
rf_reord_dirhp_mem_pwr_enable_b_out
rf_reord_dirhp_mem_raddr
rf_reord_dirhp_mem_rclk
rf_reord_dirhp_mem_rclk_rst_n
rf_reord_dirhp_mem_rdata
rf_reord_dirhp_mem_re
rf_reord_dirhp_mem_waddr
rf_reord_dirhp_mem_wclk
rf_reord_dirhp_mem_wclk_rst_n
rf_reord_dirhp_mem_wdata
rf_reord_dirhp_mem_we
rf_reord_dirtp_mem_isol_en
rf_reord_dirtp_mem_pwr_enable_b_in
rf_reord_dirtp_mem_pwr_enable_b_out
rf_reord_dirtp_mem_raddr
rf_reord_dirtp_mem_rclk
rf_reord_dirtp_mem_rclk_rst_n
rf_reord_dirtp_mem_rdata
rf_reord_dirtp_mem_re
rf_reord_dirtp_mem_waddr
rf_reord_dirtp_mem_wclk
rf_reord_dirtp_mem_wclk_rst_n
rf_reord_dirtp_mem_wdata
rf_reord_dirtp_mem_we
rf_reord_lbhp_mem_isol_en
rf_reord_lbhp_mem_pwr_enable_b_in
rf_reord_lbhp_mem_pwr_enable_b_out
rf_reord_lbhp_mem_raddr
rf_reord_lbhp_mem_rclk
rf_reord_lbhp_mem_rclk_rst_n
rf_reord_lbhp_mem_rdata
rf_reord_lbhp_mem_re
rf_reord_lbhp_mem_waddr
rf_reord_lbhp_mem_wclk
rf_reord_lbhp_mem_wclk_rst_n
rf_reord_lbhp_mem_wdata
rf_reord_lbhp_mem_we
rf_reord_lbtp_mem_isol_en
rf_reord_lbtp_mem_pwr_enable_b_in
rf_reord_lbtp_mem_pwr_enable_b_out
rf_reord_lbtp_mem_raddr
rf_reord_lbtp_mem_rclk
rf_reord_lbtp_mem_rclk_rst_n
rf_reord_lbtp_mem_rdata
rf_reord_lbtp_mem_re
rf_reord_lbtp_mem_waddr
rf_reord_lbtp_mem_wclk
rf_reord_lbtp_mem_wclk_rst_n
rf_reord_lbtp_mem_wdata
rf_reord_lbtp_mem_we
rf_reord_st_mem_isol_en
rf_reord_st_mem_pwr_enable_b_in
rf_reord_st_mem_pwr_enable_b_out
rf_reord_st_mem_raddr
rf_reord_st_mem_rclk
rf_reord_st_mem_rclk_rst_n
rf_reord_st_mem_rdata
rf_reord_st_mem_re
rf_reord_st_mem_waddr
rf_reord_st_mem_wclk
rf_reord_st_mem_wclk_rst_n
rf_reord_st_mem_wdata
rf_reord_st_mem_we
rf_ri_tlq_fifo_npdata_raddr
rf_ri_tlq_fifo_npdata_rclk
rf_ri_tlq_fifo_npdata_rclk_rst_n
rf_ri_tlq_fifo_npdata_rdata
rf_ri_tlq_fifo_npdata_re
rf_ri_tlq_fifo_npdata_waddr
rf_ri_tlq_fifo_npdata_wclk
rf_ri_tlq_fifo_npdata_wclk_rst_n
rf_ri_tlq_fifo_npdata_wdata
rf_ri_tlq_fifo_npdata_we
rf_ri_tlq_fifo_nphdr_raddr
rf_ri_tlq_fifo_nphdr_rclk
rf_ri_tlq_fifo_nphdr_rclk_rst_n
rf_ri_tlq_fifo_nphdr_rdata
rf_ri_tlq_fifo_nphdr_re
rf_ri_tlq_fifo_nphdr_waddr
rf_ri_tlq_fifo_nphdr_wclk
rf_ri_tlq_fifo_nphdr_wclk_rst_n
rf_ri_tlq_fifo_nphdr_wdata
rf_ri_tlq_fifo_nphdr_we
rf_ri_tlq_fifo_pdata_raddr
rf_ri_tlq_fifo_pdata_rclk
rf_ri_tlq_fifo_pdata_rclk_rst_n
rf_ri_tlq_fifo_pdata_rdata
rf_ri_tlq_fifo_pdata_re
rf_ri_tlq_fifo_pdata_waddr
rf_ri_tlq_fifo_pdata_wclk
rf_ri_tlq_fifo_pdata_wclk_rst_n
rf_ri_tlq_fifo_pdata_wdata
rf_ri_tlq_fifo_pdata_we
rf_ri_tlq_fifo_phdr_raddr
rf_ri_tlq_fifo_phdr_rclk
rf_ri_tlq_fifo_phdr_rclk_rst_n
rf_ri_tlq_fifo_phdr_rdata
rf_ri_tlq_fifo_phdr_re
rf_ri_tlq_fifo_phdr_waddr
rf_ri_tlq_fifo_phdr_wclk
rf_ri_tlq_fifo_phdr_wclk_rst_n
rf_ri_tlq_fifo_phdr_wdata
rf_ri_tlq_fifo_phdr_we
rf_rop_chp_rop_hcw_fifo_mem_isol_en
rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_in
rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_out
rf_rop_chp_rop_hcw_fifo_mem_raddr
rf_rop_chp_rop_hcw_fifo_mem_rclk
rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n
rf_rop_chp_rop_hcw_fifo_mem_rdata
rf_rop_chp_rop_hcw_fifo_mem_re
rf_rop_chp_rop_hcw_fifo_mem_waddr
rf_rop_chp_rop_hcw_fifo_mem_wclk
rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n
rf_rop_chp_rop_hcw_fifo_mem_wdata
rf_rop_chp_rop_hcw_fifo_mem_we
rf_sch_out_fifo_isol_en
rf_sch_out_fifo_pwr_enable_b_in
rf_sch_out_fifo_pwr_enable_b_out
rf_sch_out_fifo_raddr
rf_sch_out_fifo_rclk
rf_sch_out_fifo_rclk_rst_n
rf_sch_out_fifo_rdata
rf_sch_out_fifo_re
rf_sch_out_fifo_waddr
rf_sch_out_fifo_wclk
rf_sch_out_fifo_wclk_rst_n
rf_sch_out_fifo_wdata
rf_sch_out_fifo_we
rf_scrbd_mem_raddr
rf_scrbd_mem_rclk
rf_scrbd_mem_rclk_rst_n
rf_scrbd_mem_rdata
rf_scrbd_mem_re
rf_scrbd_mem_waddr
rf_scrbd_mem_wclk
rf_scrbd_mem_wclk_rst_n
rf_scrbd_mem_wdata
rf_scrbd_mem_we
rf_sn0_order_shft_mem_isol_en
rf_sn0_order_shft_mem_pwr_enable_b_in
rf_sn0_order_shft_mem_pwr_enable_b_out
rf_sn0_order_shft_mem_raddr
rf_sn0_order_shft_mem_rclk
rf_sn0_order_shft_mem_rclk_rst_n
rf_sn0_order_shft_mem_rdata
rf_sn0_order_shft_mem_re
rf_sn0_order_shft_mem_waddr
rf_sn0_order_shft_mem_wclk
rf_sn0_order_shft_mem_wclk_rst_n
rf_sn0_order_shft_mem_wdata
rf_sn0_order_shft_mem_we
rf_sn1_order_shft_mem_isol_en
rf_sn1_order_shft_mem_pwr_enable_b_in
rf_sn1_order_shft_mem_pwr_enable_b_out
rf_sn1_order_shft_mem_raddr
rf_sn1_order_shft_mem_rclk
rf_sn1_order_shft_mem_rclk_rst_n
rf_sn1_order_shft_mem_rdata
rf_sn1_order_shft_mem_re
rf_sn1_order_shft_mem_waddr
rf_sn1_order_shft_mem_wclk
rf_sn1_order_shft_mem_wclk_rst_n
rf_sn1_order_shft_mem_wdata
rf_sn1_order_shft_mem_we
rf_sn_complete_fifo_mem_isol_en
rf_sn_complete_fifo_mem_pwr_enable_b_in
rf_sn_complete_fifo_mem_pwr_enable_b_out
rf_sn_complete_fifo_mem_raddr
rf_sn_complete_fifo_mem_rclk
rf_sn_complete_fifo_mem_rclk_rst_n
rf_sn_complete_fifo_mem_rdata
rf_sn_complete_fifo_mem_re
rf_sn_complete_fifo_mem_waddr
rf_sn_complete_fifo_mem_wclk
rf_sn_complete_fifo_mem_wclk_rst_n
rf_sn_complete_fifo_mem_wdata
rf_sn_complete_fifo_mem_we
rf_sn_ordered_fifo_mem_isol_en
rf_sn_ordered_fifo_mem_pwr_enable_b_in
rf_sn_ordered_fifo_mem_pwr_enable_b_out
rf_sn_ordered_fifo_mem_raddr
rf_sn_ordered_fifo_mem_rclk
rf_sn_ordered_fifo_mem_rclk_rst_n
rf_sn_ordered_fifo_mem_rdata
rf_sn_ordered_fifo_mem_re
rf_sn_ordered_fifo_mem_waddr
rf_sn_ordered_fifo_mem_wclk
rf_sn_ordered_fifo_mem_wclk_rst_n
rf_sn_ordered_fifo_mem_wdata
rf_sn_ordered_fifo_mem_we
rf_threshold_r_pipe_dir_mem_isol_en
rf_threshold_r_pipe_dir_mem_pwr_enable_b_in
rf_threshold_r_pipe_dir_mem_pwr_enable_b_out
rf_threshold_r_pipe_dir_mem_raddr
rf_threshold_r_pipe_dir_mem_rclk
rf_threshold_r_pipe_dir_mem_rclk_rst_n
rf_threshold_r_pipe_dir_mem_rdata
rf_threshold_r_pipe_dir_mem_re
rf_threshold_r_pipe_dir_mem_waddr
rf_threshold_r_pipe_dir_mem_wclk
rf_threshold_r_pipe_dir_mem_wclk_rst_n
rf_threshold_r_pipe_dir_mem_wdata
rf_threshold_r_pipe_dir_mem_we
rf_threshold_r_pipe_ldb_mem_isol_en
rf_threshold_r_pipe_ldb_mem_pwr_enable_b_in
rf_threshold_r_pipe_ldb_mem_pwr_enable_b_out
rf_threshold_r_pipe_ldb_mem_raddr
rf_threshold_r_pipe_ldb_mem_rclk
rf_threshold_r_pipe_ldb_mem_rclk_rst_n
rf_threshold_r_pipe_ldb_mem_rdata
rf_threshold_r_pipe_ldb_mem_re
rf_threshold_r_pipe_ldb_mem_waddr
rf_threshold_r_pipe_ldb_mem_wclk
rf_threshold_r_pipe_ldb_mem_wclk_rst_n
rf_threshold_r_pipe_ldb_mem_wdata
rf_threshold_r_pipe_ldb_mem_we
rf_tlb_data0_4k_raddr
rf_tlb_data0_4k_rclk
rf_tlb_data0_4k_rclk_rst_n
rf_tlb_data0_4k_rdata
rf_tlb_data0_4k_re
rf_tlb_data0_4k_waddr
rf_tlb_data0_4k_wclk
rf_tlb_data0_4k_wclk_rst_n
rf_tlb_data0_4k_wdata
rf_tlb_data0_4k_we
rf_tlb_data1_4k_raddr
rf_tlb_data1_4k_rclk
rf_tlb_data1_4k_rclk_rst_n
rf_tlb_data1_4k_rdata
rf_tlb_data1_4k_re
rf_tlb_data1_4k_waddr
rf_tlb_data1_4k_wclk
rf_tlb_data1_4k_wclk_rst_n
rf_tlb_data1_4k_wdata
rf_tlb_data1_4k_we
rf_tlb_data2_4k_raddr
rf_tlb_data2_4k_rclk
rf_tlb_data2_4k_rclk_rst_n
rf_tlb_data2_4k_rdata
rf_tlb_data2_4k_re
rf_tlb_data2_4k_waddr
rf_tlb_data2_4k_wclk
rf_tlb_data2_4k_wclk_rst_n
rf_tlb_data2_4k_wdata
rf_tlb_data2_4k_we
rf_tlb_data3_4k_raddr
rf_tlb_data3_4k_rclk
rf_tlb_data3_4k_rclk_rst_n
rf_tlb_data3_4k_rdata
rf_tlb_data3_4k_re
rf_tlb_data3_4k_waddr
rf_tlb_data3_4k_wclk
rf_tlb_data3_4k_wclk_rst_n
rf_tlb_data3_4k_wdata
rf_tlb_data3_4k_we
rf_tlb_data4_4k_raddr
rf_tlb_data4_4k_rclk
rf_tlb_data4_4k_rclk_rst_n
rf_tlb_data4_4k_rdata
rf_tlb_data4_4k_re
rf_tlb_data4_4k_waddr
rf_tlb_data4_4k_wclk
rf_tlb_data4_4k_wclk_rst_n
rf_tlb_data4_4k_wdata
rf_tlb_data4_4k_we
rf_tlb_data5_4k_raddr
rf_tlb_data5_4k_rclk
rf_tlb_data5_4k_rclk_rst_n
rf_tlb_data5_4k_rdata
rf_tlb_data5_4k_re
rf_tlb_data5_4k_waddr
rf_tlb_data5_4k_wclk
rf_tlb_data5_4k_wclk_rst_n
rf_tlb_data5_4k_wdata
rf_tlb_data5_4k_we
rf_tlb_data6_4k_raddr
rf_tlb_data6_4k_rclk
rf_tlb_data6_4k_rclk_rst_n
rf_tlb_data6_4k_rdata
rf_tlb_data6_4k_re
rf_tlb_data6_4k_waddr
rf_tlb_data6_4k_wclk
rf_tlb_data6_4k_wclk_rst_n
rf_tlb_data6_4k_wdata
rf_tlb_data6_4k_we
rf_tlb_data7_4k_raddr
rf_tlb_data7_4k_rclk
rf_tlb_data7_4k_rclk_rst_n
rf_tlb_data7_4k_rdata
rf_tlb_data7_4k_re
rf_tlb_data7_4k_waddr
rf_tlb_data7_4k_wclk
rf_tlb_data7_4k_wclk_rst_n
rf_tlb_data7_4k_wdata
rf_tlb_data7_4k_we
rf_tlb_tag0_4k_raddr
rf_tlb_tag0_4k_rclk
rf_tlb_tag0_4k_rclk_rst_n
rf_tlb_tag0_4k_rdata
rf_tlb_tag0_4k_re
rf_tlb_tag0_4k_waddr
rf_tlb_tag0_4k_wclk
rf_tlb_tag0_4k_wclk_rst_n
rf_tlb_tag0_4k_wdata
rf_tlb_tag0_4k_we
rf_tlb_tag1_4k_raddr
rf_tlb_tag1_4k_rclk
rf_tlb_tag1_4k_rclk_rst_n
rf_tlb_tag1_4k_rdata
rf_tlb_tag1_4k_re
rf_tlb_tag1_4k_waddr
rf_tlb_tag1_4k_wclk
rf_tlb_tag1_4k_wclk_rst_n
rf_tlb_tag1_4k_wdata
rf_tlb_tag1_4k_we
rf_tlb_tag2_4k_raddr
rf_tlb_tag2_4k_rclk
rf_tlb_tag2_4k_rclk_rst_n
rf_tlb_tag2_4k_rdata
rf_tlb_tag2_4k_re
rf_tlb_tag2_4k_waddr
rf_tlb_tag2_4k_wclk
rf_tlb_tag2_4k_wclk_rst_n
rf_tlb_tag2_4k_wdata
rf_tlb_tag2_4k_we
rf_tlb_tag3_4k_raddr
rf_tlb_tag3_4k_rclk
rf_tlb_tag3_4k_rclk_rst_n
rf_tlb_tag3_4k_rdata
rf_tlb_tag3_4k_re
rf_tlb_tag3_4k_waddr
rf_tlb_tag3_4k_wclk
rf_tlb_tag3_4k_wclk_rst_n
rf_tlb_tag3_4k_wdata
rf_tlb_tag3_4k_we
rf_tlb_tag4_4k_raddr
rf_tlb_tag4_4k_rclk
rf_tlb_tag4_4k_rclk_rst_n
rf_tlb_tag4_4k_rdata
rf_tlb_tag4_4k_re
rf_tlb_tag4_4k_waddr
rf_tlb_tag4_4k_wclk
rf_tlb_tag4_4k_wclk_rst_n
rf_tlb_tag4_4k_wdata
rf_tlb_tag4_4k_we
rf_tlb_tag5_4k_raddr
rf_tlb_tag5_4k_rclk
rf_tlb_tag5_4k_rclk_rst_n
rf_tlb_tag5_4k_rdata
rf_tlb_tag5_4k_re
rf_tlb_tag5_4k_waddr
rf_tlb_tag5_4k_wclk
rf_tlb_tag5_4k_wclk_rst_n
rf_tlb_tag5_4k_wdata
rf_tlb_tag5_4k_we
rf_tlb_tag6_4k_raddr
rf_tlb_tag6_4k_rclk
rf_tlb_tag6_4k_rclk_rst_n
rf_tlb_tag6_4k_rdata
rf_tlb_tag6_4k_re
rf_tlb_tag6_4k_waddr
rf_tlb_tag6_4k_wclk
rf_tlb_tag6_4k_wclk_rst_n
rf_tlb_tag6_4k_wdata
rf_tlb_tag6_4k_we
rf_tlb_tag7_4k_raddr
rf_tlb_tag7_4k_rclk
rf_tlb_tag7_4k_rclk_rst_n
rf_tlb_tag7_4k_rdata
rf_tlb_tag7_4k_re
rf_tlb_tag7_4k_waddr
rf_tlb_tag7_4k_wclk
rf_tlb_tag7_4k_wclk_rst_n
rf_tlb_tag7_4k_wdata
rf_tlb_tag7_4k_we
sr_freelist_0_addr
sr_freelist_0_clk
sr_freelist_0_clk_rst_n
sr_freelist_0_isol_en
sr_freelist_0_pwr_enable_b_in
sr_freelist_0_pwr_enable_b_out
sr_freelist_0_rdata
sr_freelist_0_re
sr_freelist_0_wdata
sr_freelist_0_we
sr_freelist_1_addr
sr_freelist_1_clk
sr_freelist_1_clk_rst_n
sr_freelist_1_isol_en
sr_freelist_1_pwr_enable_b_in
sr_freelist_1_pwr_enable_b_out
sr_freelist_1_rdata
sr_freelist_1_re
sr_freelist_1_wdata
sr_freelist_1_we
sr_freelist_2_addr
sr_freelist_2_clk
sr_freelist_2_clk_rst_n
sr_freelist_2_isol_en
sr_freelist_2_pwr_enable_b_in
sr_freelist_2_pwr_enable_b_out
sr_freelist_2_rdata
sr_freelist_2_re
sr_freelist_2_wdata
sr_freelist_2_we
sr_freelist_3_addr
sr_freelist_3_clk
sr_freelist_3_clk_rst_n
sr_freelist_3_isol_en
sr_freelist_3_pwr_enable_b_in
sr_freelist_3_pwr_enable_b_out
sr_freelist_3_rdata
sr_freelist_3_re
sr_freelist_3_wdata
sr_freelist_3_we
sr_freelist_4_addr
sr_freelist_4_clk
sr_freelist_4_clk_rst_n
sr_freelist_4_isol_en
sr_freelist_4_pwr_enable_b_in
sr_freelist_4_pwr_enable_b_out
sr_freelist_4_rdata
sr_freelist_4_re
sr_freelist_4_wdata
sr_freelist_4_we
sr_freelist_5_addr
sr_freelist_5_clk
sr_freelist_5_clk_rst_n
sr_freelist_5_isol_en
sr_freelist_5_pwr_enable_b_in
sr_freelist_5_pwr_enable_b_out
sr_freelist_5_rdata
sr_freelist_5_re
sr_freelist_5_wdata
sr_freelist_5_we
sr_freelist_6_addr
sr_freelist_6_clk
sr_freelist_6_clk_rst_n
sr_freelist_6_isol_en
sr_freelist_6_pwr_enable_b_in
sr_freelist_6_pwr_enable_b_out
sr_freelist_6_rdata
sr_freelist_6_re
sr_freelist_6_wdata
sr_freelist_6_we
sr_freelist_7_addr
sr_freelist_7_clk
sr_freelist_7_clk_rst_n
sr_freelist_7_isol_en
sr_freelist_7_pwr_enable_b_in
sr_freelist_7_pwr_enable_b_out
sr_freelist_7_rdata
sr_freelist_7_re
sr_freelist_7_wdata
sr_freelist_7_we
sr_hist_list_a_addr
sr_hist_list_a_clk
sr_hist_list_a_clk_rst_n
sr_hist_list_a_isol_en
sr_hist_list_a_pwr_enable_b_in
sr_hist_list_a_pwr_enable_b_out
sr_hist_list_a_rdata
sr_hist_list_a_re
sr_hist_list_a_wdata
sr_hist_list_a_we
sr_hist_list_addr
sr_hist_list_clk
sr_hist_list_clk_rst_n
sr_hist_list_isol_en
sr_hist_list_pwr_enable_b_in
sr_hist_list_pwr_enable_b_out
sr_hist_list_rdata
sr_hist_list_re
sr_hist_list_wdata
sr_hist_list_we
sr_rob_mem_addr
sr_rob_mem_clk
sr_rob_mem_clk_rst_n
sr_rob_mem_isol_en
sr_rob_mem_pwr_enable_b_in
sr_rob_mem_pwr_enable_b_out
sr_rob_mem_rdata
sr_rob_mem_re
sr_rob_mem_wdata
sr_rob_mem_we

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 1575                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
