verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../lab3.gen/sources_1/bd/axi_stream_bd/ipshared/ec67/hdl" --include "../../../../lab3.gen/sources_1/bd/axi_stream_bd/ipshared/3007/hdl" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_processing_system7_0_0/sim/axi_stream_bd_processing_system7_0_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_axis_fifo_1_0/sim/axi_stream_bd_axis_fifo_1_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_xbar_0/sim/axi_stream_bd_xbar_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_axis_fifo_0_0/sim/axi_stream_bd_axis_fifo_0_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_axis_i2s_wrapper_0_0/sim/axi_stream_bd_axis_i2s_wrapper_0_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_axis_fir_0_0/sim/axi_stream_bd_axis_fir_0_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_auto_pc_0/sim/axi_stream_bd_auto_pc_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_auto_cc_0/sim/axi_stream_bd_auto_cc_0.v" \
"../../../bd/axi_stream_bd/ip/axi_stream_bd_auto_cc_1/sim/axi_stream_bd_auto_cc_1.v" \
"../../../bd/axi_stream_bd/sim/axi_stream_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
