// Seed: 1624116472
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 void id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output logic id_7,
    input wire id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    input supply0 id_12,
    output tri1 id_13,
    input uwire id_14,
    input wire id_15
);
  wire id_17, id_18;
  logic [7:0] id_19;
  parameter id_20 = -1'b0;
  always id_7 <= id_9;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign id_7.id_11 = id_10;
  assign id_19[-1]  = id_11;
endmodule
