

================================================================
== Vitis HLS Report for 'lshiftWordByOctet_512_51_s'
================================================================
* Date:           Sat Mar 18 14:39:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.536 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      535|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|     1449|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1449|      599|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ap_condition_120                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_123                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_127                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_149                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op44_write_state2    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_76_p3          |       and|   0|  0|    2|           1|           0|
    |sendWord_last_V_fu_186_p2         |      icmp|   0|  0|   20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln600_fu_262_p3            |    select|   0|  0|   63|           1|          64|
    |sendWord_data_V_13_fu_254_p3      |    select|   0|  0|  428|           1|         512|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln946_fu_204_p2               |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  535|          46|         590|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97  |  14|          3|    1|          3|
    |ls_writeRemainder_1                                 |   9|          2|    1|          2|
    |txEng_shift2pseudoFifo_blk_n                        |   9|          2|    1|          2|
    |txEng_shift2pseudoFifo_din                          |  14|          3|  577|       1731|
    |txEng_tcpPkgBuffer0_blk_n                           |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  64|         14|  582|       1742|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                           |    1|   0|    1|          0|
    |ap_done_reg                                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97  |    1|   0|    1|          0|
    |ls_firstWord_1                                      |    1|   0|    1|          0|
    |ls_writeRemainder_1                                 |    1|   0|    1|          0|
    |ls_writeRemainder_1_load_reg_299                    |    1|   0|    1|          0|
    |p_Result_546_i_reg_326                              |   32|   0|   32|          0|
    |p_Val2_48_reg_308                                   |   64|   0|   64|          0|
    |p_Val2_s_reg_303                                    |  512|   0|  512|          0|
    |prevWord_data_V_9                                   |  512|   0|  512|          0|
    |prevWord_keep_V_3                                   |   64|   0|   64|          0|
    |sendWord_last_V_reg_332                             |    1|   0|    1|          0|
    |tmp_i_reg_313                                       |    1|   0|    1|          0|
    |trunc_ln674_reg_320                                 |  256|   0|  256|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               | 1449|   0| 1449|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<512, 51>|  return value|
|txEng_tcpPkgBuffer0_dout       |   in|  577|     ap_fifo|         txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_empty_n    |   in|    1|     ap_fifo|         txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_read       |  out|    1|     ap_fifo|         txEng_tcpPkgBuffer0|       pointer|
|txEng_shift2pseudoFifo_din     |  out|  577|     ap_fifo|      txEng_shift2pseudoFifo|       pointer|
|txEng_shift2pseudoFifo_full_n  |   in|    1|     ap_fifo|      txEng_shift2pseudoFifo|       pointer|
|txEng_shift2pseudoFifo_write   |  out|    1|     ap_fifo|      txEng_shift2pseudoFifo|       pointer|
+-------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln564 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:564]   --->   Operation 11 'specpipeline' 'specpipeline_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ls_writeRemainder_1_load = load i1 %ls_writeRemainder_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:578]   --->   Operation 12 'load' 'ls_writeRemainder_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_9"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_48 = load i64 %prevWord_keep_V_3"   --->   Operation 14 'load' 'p_Val2_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %ls_writeRemainder_1_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:578]   --->   Operation 15 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!ls_writeRemainder_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln589 = br i1 %tmp_i, void %._crit_edge1.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:589]   --->   Operation 17 'br' 'br_ln589' <Predicate = (!ls_writeRemainder_1_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer0_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'txEng_tcpPkgBuffer0_read' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i577 %txEng_tcpPkgBuffer0_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %txEng_tcpPkgBuffer0_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer0_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i577 %txEng_tcpPkgBuffer0_read"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_546_i = partselect i32 @_ssdm_op_PartSelect.i32.i577.i32.i32, i577 %txEng_tcpPkgBuffer0_read, i32 512, i32 543"   --->   Operation 23 'partselect' 'p_Result_546_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_547_i = partselect i32 @_ssdm_op_PartSelect.i32.i577.i32.i32, i577 %txEng_tcpPkgBuffer0_read, i32 544, i32 575"   --->   Operation 24 'partselect' 'p_Result_547_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%sendWord_last_V = icmp_eq  i32 %p_Result_547_i, i32 0"   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln621 = store i512 %currWord_data_V, i512 %prevWord_data_V_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:621]   --->   Operation 26 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln621 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:621]   --->   Operation 27 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln623 = br i1 %currWord_last_V, void %mergeST.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:623]   --->   Operation 28 'br' 'br_ln623' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%xor_ln946 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 29 'xor' 'xor_ln946' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln626 = store i1 %xor_ln946, i1 %ls_writeRemainder_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:626]   --->   Operation 30 'store' 'store_ln626' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln627 = br void %mergeST.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:627]   --->   Operation 31 'br' 'br_ln627' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lshiftWordByOctet<512, 51>.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!ls_writeRemainder_1_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln587 = store i1 0, i1 %ls_writeRemainder_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:587]   --->   Operation 33 'store' 'store_ln587' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ls_firstWord_1_load = load i1 %ls_firstWord_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 34 'load' 'ls_firstWord_1_load' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %trunc_ln674, i256 0"   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_546_i, i32 4294967295"   --->   Operation 36 'bitconcatenate' 'p_Result_207' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_550_i = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 37 'partselect' 'p_Result_550_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_208 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %trunc_ln674, i256 %p_Result_550_i"   --->   Operation 38 'bitconcatenate' 'p_Result_208' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_552_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_48, i32 32, i32 63"   --->   Operation 39 'partselect' 'p_Result_552_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_546_i, i32 %p_Result_552_i"   --->   Operation 40 'bitconcatenate' 'p_Result_209' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.57ns)   --->   "%sendWord_data_V_13 = select i1 %ls_firstWord_1_load, i512 %p_Result_s, i512 %p_Result_208" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 41 'select' 'sendWord_data_V_13' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln600 = select i1 %ls_firstWord_1_load, i64 %p_Result_207, i64 %p_Result_209" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 42 'select' 'select_ln600' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %sendWord_last_V, i64 %select_ln600, i512 %sendWord_data_V_13" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 43 'bitconcatenate' 'p_03' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo, i577 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 44 'write' 'write_ln173' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ls_firstWord_3_new_0_i = phi i1 1, void, i1 0, void %_ifconv"   --->   Operation 45 'phi' 'ls_firstWord_3_new_0_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln622 = store i1 %ls_firstWord_3_new_0_i, i1 %ls_firstWord_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:622]   --->   Operation 46 'store' 'store_ln622' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln629 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:629]   --->   Operation 47 'br' 'br_ln629' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 48 'partselect' 'p_Result_i' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_i_332 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_48, i32 32, i32 63"   --->   Operation 49 'partselect' 'p_Result_i_332' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256, i33 4294967296, i32 %p_Result_i_332, i256 0, i256 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'bitconcatenate' 'p_0' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo, i577 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 51 'write' 'write_ln173' <Predicate = (ls_writeRemainder_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln588 = br void %lshiftWordByOctet<512, 51>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:588]   --->   Operation 52 'br' 'br_ln588' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ls_writeRemainder_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_shift2pseudoFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ls_firstWord_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln564       (specpipeline  ) [ 000]
ls_writeRemainder_1_load (load          ) [ 011]
p_Val2_s                 (load          ) [ 011]
p_Val2_48                (load          ) [ 011]
br_ln578                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln589                 (br            ) [ 000]
txEng_tcpPkgBuffer0_read (read          ) [ 000]
currWord_data_V          (trunc         ) [ 000]
currWord_keep_V          (partselect    ) [ 000]
currWord_last_V          (bitselect     ) [ 010]
trunc_ln674              (trunc         ) [ 011]
p_Result_546_i           (partselect    ) [ 011]
p_Result_547_i           (partselect    ) [ 000]
sendWord_last_V          (icmp          ) [ 011]
store_ln621              (store         ) [ 000]
store_ln621              (store         ) [ 000]
br_ln623                 (br            ) [ 011]
xor_ln946                (xor           ) [ 000]
store_ln626              (store         ) [ 000]
br_ln627                 (br            ) [ 011]
br_ln0                   (br            ) [ 000]
store_ln587              (store         ) [ 000]
ls_firstWord_1_load      (load          ) [ 000]
p_Result_s               (bitconcatenate) [ 000]
p_Result_207             (bitconcatenate) [ 000]
p_Result_550_i           (partselect    ) [ 000]
p_Result_208             (bitconcatenate) [ 000]
p_Result_552_i           (partselect    ) [ 000]
p_Result_209             (bitconcatenate) [ 000]
sendWord_data_V_13       (select        ) [ 000]
select_ln600             (select        ) [ 000]
p_03                     (bitconcatenate) [ 000]
write_ln173              (write         ) [ 000]
ls_firstWord_3_new_0_i   (phi           ) [ 011]
store_ln622              (store         ) [ 000]
br_ln629                 (br            ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_i_332           (partselect    ) [ 000]
p_0                      (bitconcatenate) [ 000]
write_ln173              (write         ) [ 000]
br_ln588                 (br            ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ls_writeRemainder_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_shift2pseudoFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_shift2pseudoFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng_tcpPkgBuffer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ls_firstWord_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="577" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="txEng_tcpPkgBuffer0_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="577" slack="0"/>
<pin id="86" dir="0" index="1" bw="577" slack="0"/>
<pin id="87" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer0_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="577" slack="0"/>
<pin id="93" dir="0" index="2" bw="577" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="ls_firstWord_3_new_0_i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_3_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="ls_firstWord_3_new_0_i_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_3_new_0_i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="1"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="0" index="3" bw="10" slack="0"/>
<pin id="115" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_550_i/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="0" index="3" bw="7" slack="0"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_552_i/2 p_Result_i_332/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ls_writeRemainder_1_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_writeRemainder_1_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Val2_s_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="512" slack="0"/>
<pin id="134" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_48_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_48/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="currWord_data_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="577" slack="0"/>
<pin id="142" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="currWord_keep_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="577" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="0" index="3" bw="11" slack="0"/>
<pin id="149" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="currWord_last_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="577" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln674_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="577" slack="0"/>
<pin id="164" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_546_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="577" slack="0"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="0" index="3" bw="11" slack="0"/>
<pin id="171" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_546_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_547_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="577" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="180" dir="0" index="3" bw="11" slack="0"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_547_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sendWord_last_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln621_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="512" slack="0"/>
<pin id="194" dir="0" index="1" bw="512" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln621_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln946_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln946/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln626_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln587_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ls_firstWord_1_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_firstWord_1_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="0" index="1" bw="256" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_207_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_207/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_208_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="512" slack="0"/>
<pin id="242" dir="0" index="1" bw="256" slack="1"/>
<pin id="243" dir="0" index="2" bw="256" slack="0"/>
<pin id="244" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_208/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_209_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_209/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sendWord_data_V_13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="512" slack="0"/>
<pin id="257" dir="0" index="2" bw="512" slack="0"/>
<pin id="258" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V_13/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln600_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="64" slack="0"/>
<pin id="266" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln600/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_03_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="577" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="1"/>
<pin id="273" dir="0" index="2" bw="64" slack="0"/>
<pin id="274" dir="0" index="3" bw="512" slack="0"/>
<pin id="275" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln622_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln622/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_0_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="577" slack="0"/>
<pin id="288" dir="0" index="1" bw="33" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="1" slack="0"/>
<pin id="291" dir="0" index="4" bw="256" slack="0"/>
<pin id="292" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="ls_writeRemainder_1_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_writeRemainder_1_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="p_Val2_s_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="512" slack="1"/>
<pin id="305" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_Val2_48_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_48 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="320" class="1005" name="trunc_ln674_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="256" slack="1"/>
<pin id="322" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_Result_546_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_546_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="sendWord_last_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="97" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="84" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="84" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="84" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="84" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="140" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="144" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="186" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="110" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="119" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="222" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="226" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="240" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="222" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="233" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="247" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="262" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="254" pin="3"/><net_sink comp="270" pin=3"/></net>

<net id="279"><net_src comp="270" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="284"><net_src comp="102" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="119" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="297"><net_src comp="110" pin="4"/><net_sink comp="286" pin=4"/></net>

<net id="298"><net_src comp="286" pin="5"/><net_sink comp="90" pin=2"/></net>

<net id="302"><net_src comp="128" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="132" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="311"><net_src comp="136" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="316"><net_src comp="76" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="162" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="329"><net_src comp="166" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="335"><net_src comp="186" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="270" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ls_writeRemainder_1 | {1 }
	Port: prevWord_data_V_9 | {1 }
	Port: prevWord_keep_V_3 | {1 }
	Port: txEng_shift2pseudoFifo | {2 }
	Port: txEng_tcpPkgBuffer0 | {}
	Port: ls_firstWord_1 | {2 }
 - Input state : 
	Port: lshiftWordByOctet<512, 51> : ls_writeRemainder_1 | {1 }
	Port: lshiftWordByOctet<512, 51> : prevWord_data_V_9 | {1 }
	Port: lshiftWordByOctet<512, 51> : prevWord_keep_V_3 | {1 }
	Port: lshiftWordByOctet<512, 51> : txEng_shift2pseudoFifo | {}
	Port: lshiftWordByOctet<512, 51> : txEng_tcpPkgBuffer0 | {1 }
	Port: lshiftWordByOctet<512, 51> : ls_firstWord_1 | {2 }
  - Chain level:
	State 1
		br_ln578 : 1
		sendWord_last_V : 1
		store_ln621 : 1
		store_ln621 : 1
		br_ln623 : 1
		xor_ln946 : 2
		store_ln626 : 2
	State 2
		p_Result_208 : 1
		p_Result_209 : 1
		sendWord_data_V_13 : 2
		select_ln600 : 2
		p_03 : 3
		write_ln173 : 4
		store_ln622 : 1
		p_0 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|  select  |      sendWord_data_V_13_fu_254      |    0    |   428   |
|          |         select_ln600_fu_262         |    0    |    63   |
|----------|-------------------------------------|---------|---------|
|   icmp   |        sendWord_last_V_fu_186       |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln946_fu_204          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_76        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | txEng_tcpPkgBuffer0_read_read_fu_84 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_90           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_110             |    0    |    0    |
|          |              grp_fu_119             |    0    |    0    |
|partselect|        currWord_keep_V_fu_144       |    0    |    0    |
|          |        p_Result_546_i_fu_166        |    0    |    0    |
|          |        p_Result_547_i_fu_176        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |        currWord_data_V_fu_140       |    0    |    0    |
|          |          trunc_ln674_fu_162         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|        currWord_last_V_fu_154       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_s_fu_226          |    0    |    0    |
|          |         p_Result_207_fu_233         |    0    |    0    |
|bitconcatenate|         p_Result_208_fu_240         |    0    |    0    |
|          |         p_Result_209_fu_247         |    0    |    0    |
|          |             p_03_fu_270             |    0    |    0    |
|          |              p_0_fu_286             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   513   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|  ls_firstWord_3_new_0_i_reg_97 |    1   |
|ls_writeRemainder_1_load_reg_299|    1   |
|     p_Result_546_i_reg_326     |   32   |
|        p_Val2_48_reg_308       |   64   |
|        p_Val2_s_reg_303        |   512  |
|     sendWord_last_V_reg_332    |    1   |
|          tmp_i_reg_313         |    1   |
|       trunc_ln674_reg_320      |   256  |
+--------------------------------+--------+
|              Total             |   868  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_90        |  p2  |   2  |  577 |  1154  ||    9    |
| ls_firstWord_3_new_0_i_reg_97 |  p0  |   2  |   1  |    2   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1156  ||  0.774  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   513  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   868  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   868  |   522  |
+-----------+--------+--------+--------+
