// Seed: 1161327596
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3
);
  tri id_5;
  always @(negedge id_2) id_5 = 1'b0;
endmodule
module module_1 (
    input wor id_0
    , id_28,
    input wire id_1,
    input supply0 id_2,
    inout supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    input supply0 id_13,
    inout tri1 id_14
    , id_29,
    output wand id_15,
    input supply1 id_16,
    output tri1 id_17,
    output tri id_18,
    output uwire id_19,
    input tri0 id_20,
    input wand id_21,
    output tri0 id_22,
    output wand id_23,
    output wire id_24,
    input wor id_25,
    input tri0 id_26
);
  wire id_30;
  wire id_31;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
