{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1425782685686 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RISC_CPU EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design RISC_CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1425782685795 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425782685905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425782686123 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425782686123 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 4885 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425782686123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 4886 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425782686123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 4887 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425782686123 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425782686123 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "halt " "Pin halt not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { halt } } } { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 6 0 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { halt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425782686217 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { clk } } } { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 4 0 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425782686217 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { reset } } } { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 5 0 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425782686217 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1425782686217 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_CPU.sdc " "Synopsys Design Constraints File file not found: 'RISC_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1425782686560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425782686560 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1425782686700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425782686997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|clkgen:U0\|pr_state.c5 " "Destination node RISC_CPU:U0\|clkgen:U0\|pr_state.c5" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state.c5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782686997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|clkgen:U0\|pr_state.c6 " "Destination node RISC_CPU:U0\|clkgen:U0\|pr_state.c6" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state.c6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782686997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|clkgen:U0\|pr_state.c7 " "Destination node RISC_CPU:U0\|clkgen:U0\|pr_state.c7" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state.c7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2462 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782686997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425782686997 ""}  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { clk } } } { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 4 0 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425782686997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_CPU:U0\|machine:U5\|wr  " "Automatically promoted node RISC_CPU:U0\|machine:U5\|wr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 12 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|machine:U5|wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425782687012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_CPU:U0\|machine:U5\|inc_pc  " "Automatically promoted node RISC_CPU:U0\|machine:U5\|inc_pc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|machine:U5|inc_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425782687012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_CPU:U0\|clkgen:U0\|pr_state.c1  " "Automatically promoted node RISC_CPU:U0\|clkgen:U0\|pr_state.c1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|clkgen:U0\|pr_state~17 " "Destination node RISC_CPU:U0\|clkgen:U0\|pr_state~17" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 4836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state.c1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425782687012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|state " "Destination node RISC_CPU:U0\|instruction_register:U1\|state" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 12 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|clkgen:U0\|pr_state.c0 " "Destination node RISC_CPU:U0\|clkgen:U0\|pr_state.c0" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|clkgen:U0|pr_state.c0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|opcode~0 " "Destination node RISC_CPU:U0\|instruction_register:U1\|opcode~0" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|opcode~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2898 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|ir_addr\[9\]~0 " "Destination node RISC_CPU:U0\|instruction_register:U1\|ir_addr\[9\]~0" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 16 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|ir_addr[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 2899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|opcode~1 " "Destination node RISC_CPU:U0\|instruction_register:U1\|opcode~1" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|opcode~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3071 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|opcode~2 " "Destination node RISC_CPU:U0\|instruction_register:U1\|opcode~2" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|opcode~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|opcode~3 " "Destination node RISC_CPU:U0\|instruction_register:U1\|opcode~3" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|opcode~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|opcode~4 " "Destination node RISC_CPU:U0\|instruction_register:U1\|opcode~4" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 8 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|opcode~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3590 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|ir_addr\[6\]~1 " "Destination node RISC_CPU:U0\|instruction_register:U1\|ir_addr\[6\]~1" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 16 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|ir_addr[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_CPU:U0\|instruction_register:U1\|ir_addr~2 " "Destination node RISC_CPU:U0\|instruction_register:U1\|ir_addr~2" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 9 -1 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISC_CPU:U0|instruction_register:U1|ir_addr~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 3780 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425782687012 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425782687012 ""}  } { { "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp11/quartus/bin64/pin_planner.ppl" { reset } } } { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 5 0 0 } } { "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp11/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425782687012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425782687402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425782687402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425782687402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425782687418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425782687433 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425782687433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425782688011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425782688026 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1425782688026 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425782688026 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1425782688026 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1425782688026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1425782688026 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1425782688026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1425782688026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 21 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1425782688026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1425782688026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1425782688026 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1425782688026 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425782688167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425782688744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425782690678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425782690709 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425782703740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425782703740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425782704427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/FINIAL/RISC_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425782711057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425782711057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425782737831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1425782737831 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "14.01 " "Total time spent on timing analysis during the Fitter is 14.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425782737972 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425782737987 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "halt 0 " "Pin \"halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1425782738097 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1425782738097 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425782738830 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425782739095 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425782739878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425782740158 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1425782740299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FINIAL/RISC_CPU/output_files/RISC_CPU.fit.smsg " "Generated suppressed messages file E:/FINIAL/RISC_CPU/output_files/RISC_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425782740642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425782741438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 10:45:41 2015 " "Processing ended: Sun Mar 08 10:45:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425782741438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425782741438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425782741438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425782741438 ""}
