# HDL examples
===========

This is a collection of HDL examples that I have created, as I was practicing VHDL and Verilog.

The examples are organized by language, and then by the type of project. Inside each folder, there is setup.tcl file that will setup the project in Vivado.
