#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb  3 13:29:06 2020
# Process ID: 13676
# Current directory: D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1
# Command line: vivado.exe -log TEST_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TEST_wrapper.tcl -notrace
# Log file: D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper.vdi
# Journal file: D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/_Data_transference/SDDR_TT_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_TT'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/{D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.cache/ip} 
Command: link_design -top TEST_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0/TEST_processing_system7_0_0.xdc] for cell 'TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0/TEST_processing_system7_0_0.xdc] for cell 'TEST_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0_board.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0_board.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_rst_ps7_0_100M_0/TEST_rst_ps7_0_100M_0.xdc] for cell 'TEST_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_board.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_board.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc] for cell 'TEST_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1280.422 ; gain = 554.063
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.xdc] for cell 'TEST_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/SDDR_TT_AXI_axi_gpio_0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/SDDR_TT_AXI_DATA0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/SDDR_TT_AXI_axi_gpio_0_1.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/SDDR_TT_AXI_axi_gpio_0_2.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3_board.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/SDDR_TT_AXI_axi_gpio_0_3.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_fifo_generator_0_0/SDDR_TT_AXI_fifo_generator_0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_fifo_generator_0_0/SDDR_TT_AXI_fifo_generator_0_0.xdc] for cell 'TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0.xdc] for cell 'TEST_i/selectio_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0.xdc] for cell 'TEST_i/selectio_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_0_1/TEST_selectio_wiz_0_1.xdc] for cell 'TEST_i/selectio_wiz_1/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_0_1/TEST_selectio_wiz_0_1.xdc] for cell 'TEST_i/selectio_wiz_1/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_1_0/TEST_selectio_wiz_1_0.xdc] for cell 'TEST_i/selectio_wiz_2/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_1_0/TEST_selectio_wiz_1_0.xdc] for cell 'TEST_i/selectio_wiz_2/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_2_0/TEST_selectio_wiz_2_0.xdc] for cell 'TEST_i/selectio_wiz_3/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_2_0/TEST_selectio_wiz_2_0.xdc] for cell 'TEST_i/selectio_wiz_3/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_3_0/TEST_selectio_wiz_3_0.xdc] for cell 'TEST_i/selectio_wiz_4/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_selectio_wiz_3_0/TEST_selectio_wiz_3_0.xdc] for cell 'TEST_i/selectio_wiz_4/inst'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc]
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_0/U0/WR0/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_0/U0/WR0/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_1/U0/WR0/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_1/U0/WR0/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_2/U0/WR0/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_2/U0/WR0/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_3/U0/WR0/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_3/U0/WR0/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_4/U0/WR0/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_4/U0/WR0/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_0/U0/WR1/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_0/U0/WR1/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_1/U0/WR1/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_1/U0/WR1/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_2/U0/WR1/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_2/U0/WR1/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_3/U0/WR1/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_3/U0/WR1/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_4/U0/WR1/DDR_boi/Q0_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_DLR_4/U0/WR1/DDR_boi/Q1_reg'. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc:51]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1280.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 21 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1280.422 ; gain = 963.160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.834 . Memory (MB): peak = 1280.422 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 183242442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1291.523 ; gain = 11.102

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16beaef7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 69 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a2dc5793

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1da05699f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 445 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1da05699f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1da05699f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1da05699f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              69  |                                              6  |
|  Constant propagation         |               0  |               4  |                                              6  |
|  Sweep                        |               0  |             445  |                                             10  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              8  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1435.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 169ae0a5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.297 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.823 | TNS=-1.823 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 18d832c89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1574.219 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18d832c89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 138.922

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13c876db0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1574.219 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 13c876db0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.219 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13c876db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 21 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1574.219 ; gain = 293.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
Command: report_drc -file TEST_wrapper_drc_opted.rpt -pb TEST_wrapper_drc_opted.pb -rpx TEST_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11976c1f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1574.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102116c36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1526e4b42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1526e4b42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1526e4b42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1179fa979

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net TEST_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Physopt 32-117] Net TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/tmp_ram_rd_en could not be optimized because driver TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.219 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     1  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 112e9a14e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1901c1952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1901c1952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d1698f2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d4d381b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bdbb1a18

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14c8cf3ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19ac74f96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 750f0dcc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1392cc944

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c7c29f1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b8dca9e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b8dca9e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1662bdeec

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1662bdeec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.556. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15b870e76

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15b870e76

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15b870e76

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15b870e76

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 181d2cf99

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181d2cf99

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000
Ending Placer Task | Checksum: d252a27d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 21 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1574.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TEST_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TEST_wrapper_utilization_placed.rpt -pb TEST_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TEST_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1574.219 ; gain = 0.000
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 44843412 ConstDB: 0 ShapeSum: 8dce6e6b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 140c46757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.219 ; gain = 0.000
Post Restoration Checksum: NetGraph: e700e616 NumContArr: 59c38141 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 140c46757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.418 ; gain = 18.199

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 140c46757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1600.004 ; gain = 25.785

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 140c46757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1600.004 ; gain = 25.785
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 269ebd95d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1625.250 ; gain = 51.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.522 | TNS=-1.522 | WHS=-0.359 | THS=-110.415|

Phase 2 Router Initialization | Checksum: 29eb091d8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1625.398 ; gain = 51.180

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4111
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4111
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17953730d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1628.773 ; gain = 54.555
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                   TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.953 | TNS=-1.995 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dcc5647c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.107 | TNS=-2.107 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21450b3ac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1628.773 ; gain = 54.555
Phase 4 Rip-up And Reroute | Checksum: 21450b3ac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c8e04e1a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.953 | TNS=-1.995 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: a9008bae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a9008bae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555
Phase 5 Delay and Skew Optimization | Checksum: a9008bae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: be3c4702

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.947 | TNS=-1.947 | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: efbb8f47

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555
Phase 6 Post Hold Fix | Checksum: efbb8f47

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 13fdfa3ab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.947 | TNS=-1.947 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 13fdfa3ab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.646578 %
  Global Horizontal Routing Utilization  = 0.943796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 13fdfa3ab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1628.773 ; gain = 54.555

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 13fdfa3ab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1630.336 ; gain = 56.117

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d7fada3e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.336 ; gain = 56.117

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.336 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.776. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 16065f733

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.336 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1d7fada3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.336 ; gain = 56.117

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: d50068e9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1630.336 ; gain = 56.117
Post Restoration Checksum: NetGraph: d85524ce NumContArr: b9902815 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 191e54ce3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1630.336 ; gain = 56.117

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 191e54ce3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1633.598 ; gain = 59.379

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 10026a447

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1633.598 ; gain = 59.379
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1487204a1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1638.977 ; gain = 64.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.781 | TNS=-1.781 | WHS=-0.359 | THS=-109.046|

Phase 13 Router Initialization | Checksum: 178f2dc8b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1640.227 ; gain = 66.008

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.630941 %
  Global Horizontal Routing Utilization  = 0.929767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 191
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 76
  Number of Partially Routed Nets     = 115
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1348ef195

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1642.641 ; gain = 68.422
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                   TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.725 | TNS=-5.418 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: b88ad885

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.641 ; gain = 68.422

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.725 | TNS=-3.091 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1505b7e74

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.641 ; gain = 68.422
Phase 15 Rip-up And Reroute | Checksum: 1505b7e74

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.641 ; gain = 68.422

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 12738656c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.641 ; gain = 68.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.725 | TNS=-3.091 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: f68436d3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.645 ; gain = 69.426

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: f68436d3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.645 ; gain = 69.426
Phase 16 Delay and Skew Optimization | Checksum: f68436d3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.645 ; gain = 69.426

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 7a02dea9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.721 | TNS=-2.734 | WHS=0.035  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 12dc22d1f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426
Phase 17 Post Hold Fix | Checksum: 12dc22d1f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: e9b84647

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.721 | TNS=-2.734 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: e9b84647

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.671119 %
  Global Horizontal Routing Utilization  = 0.976335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: e9b84647

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.645 ; gain = 69.426

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: e9b84647

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1644.648 ; gain = 70.430

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 16422521c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1644.648 ; gain = 70.430

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.715 | TNS=-2.695 | WHS=0.036  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 143609907

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1644.648 ; gain = 70.430
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1644.648 ; gain = 70.430

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 21 Warnings, 23 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1644.648 ; gain = 70.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1644.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1657.184 ; gain = 8.938
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
Command: report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_TEST/SDDR_TT_TEST.runs/impl_1/TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
Command: report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 21 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TEST_wrapper_route_status.rpt -pb TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TEST_wrapper_bus_skew_routed.rpt -pb TEST_wrapper_bus_skew_routed.pb -rpx TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TEST_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, and TEST_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TEST_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 22 Warnings, 24 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1930.797 ; gain = 266.582
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 13:31:49 2020...
