VERILOG_FILES = rtl/top.v rtl/buffer.v rtl/fontMem.v rtl/VGAsyncGen.v rtl/uart.v

PCF_FILE = fpga/blackice-mx.pcf

include blackicemx.mk
