// Seed: 1390166177
module module_0 #(
    parameter id_1 = 32'd2
);
  wire _id_1;
  assign module_1.id_0 = 0;
  wire [-1 'b0 : id_1] id_2;
  final $clog2(56);
  ;
  assign module_2.id_8 = 0;
  final $unsigned(98);
  ;
  assign id_1 = id_1;
  localparam id_3 = -1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  wire id_4;
  wire id_5;
  assign id_0 = id_2;
  wire [1 'b0 : 1] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd19
) (
    input uwire id_0,
    output tri id_1,
    output logic id_2
    , id_11,
    output tri id_3,
    input supply1 _id_4,
    input supply1 id_5,
    input wire id_6,
    output logic id_7,
    output wire id_8,
    output logic id_9
);
  always begin : LABEL_0
    id_9 = id_11;
    id_7 = 1'b0 - id_11;
  end
  always @(negedge -1 or -1) id_2 <= id_5;
  module_0 modCall_1 ();
  logic [id_4 : 1] id_12;
  ;
endmodule
