0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/sim/sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/src/serdes.sv,1706309268,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/test/serdes_tb.sv,,serdes,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/test/serdes_tb.sv,1706309268,systemVerilog,,,,serdes_tb,,uvm,,,,,,
