{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476348176961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476348176967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:42:56 2016 " "Processing started: Thu Oct 13 16:42:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476348176967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348176967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipA -c ChipA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipA -c ChipA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348176967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476348177326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file topdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 topdesign " "Found entity 1: topdesign" {  } { { "topdesign.v" "" { Text "C:/Users/starl/Desktop/Atongbu/topdesign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476348198450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348198450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SlaveChip.v(18) " "Verilog HDL warning at SlaveChip.v(18): extended using \"x\" or \"z\"" {  } { { "SlaveChip.v" "" { Text "C:/Users/starl/Desktop/Atongbu/SlaveChip.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1476348198452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SlaveChip.v(22) " "Verilog HDL information at SlaveChip.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "SlaveChip.v" "" { Text "C:/Users/starl/Desktop/Atongbu/SlaveChip.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476348198452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slavechip.v 1 1 " "Found 1 design units, including 1 entities, in source file slavechip.v" { { "Info" "ISGN_ENTITY_NAME" "1 SlaveChip " "Found entity 1: SlaveChip" {  } { { "SlaveChip.v" "" { Text "C:/Users/starl/Desktop/Atongbu/SlaveChip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476348198452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348198452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topdesign " "Elaborating entity \"topdesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476348200994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlaveChip SlaveChip:U0 " "Elaborating entity \"SlaveChip\" for hierarchy \"SlaveChip:U0\"" {  } { { "topdesign.v" "U0" { Text "C:/Users/starl/Desktop/Atongbu/topdesign.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476348201036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 SlaveChip.v(27) " "Verilog HDL assignment warning at SlaveChip.v(27): truncated value with size 64 to match size of target (8)" {  } { { "SlaveChip.v" "" { Text "C:/Users/starl/Desktop/Atongbu/SlaveChip.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476348201116 "|topdesign|SlaveChip:U0"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 7 0 Ldiff SlaveChip.v(29) " "Verilog HDL error at SlaveChip.v(29): index 8 cannot fall outside the declared range \[7:0\] for vector \"Ldiff\"" {  } { { "SlaveChip.v" "" { Text "C:/Users/starl/Desktop/Atongbu/SlaveChip.v" 29 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476348201126 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SlaveChip:U0 " "Can't elaborate user hierarchy \"SlaveChip:U0\"" {  } { { "topdesign.v" "U0" { Text "C:/Users/starl/Desktop/Atongbu/topdesign.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476348201127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/starl/Desktop/Atongbu/output_files/ChipA.map.smsg " "Generated suppressed messages file C:/Users/starl/Desktop/Atongbu/output_files/ChipA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348201167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476348201214 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 16:43:21 2016 " "Processing ended: Thu Oct 13 16:43:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476348201214 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476348201214 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476348201214 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348201214 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476348201867 ""}
