{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543246910640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543246910662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 23:41:50 2018 " "Processing started: Mon Nov 26 23:41:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543246910662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246910662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_num_7 -c count_num_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off count_num_7 -c count_num_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246910662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543246912455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543246912455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_num_7.v 2 2 " "Found 2 design units, including 2 entities, in source file count_num_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_num_7 " "Found entity 1: count_num_7" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543246940556 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543246940556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_num_7 " "Elaborating entity \"count_num_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543246940641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 count_num_7.v(20) " "Verilog HDL assignment warning at count_num_7.v(20): truncated value with size 32 to match size of target (20)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940643 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 count_num_7.v(30) " "Verilog HDL assignment warning at count_num_7.v(30): truncated value with size 32 to match size of target (20)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940644 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_num_7.v(43) " "Verilog HDL assignment warning at count_num_7.v(43): truncated value with size 32 to match size of target (7)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940645 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_num_7.v(57) " "Verilog HDL assignment warning at count_num_7.v(57): truncated value with size 32 to match size of target (7)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940647 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_num count_num_7.v(54) " "Verilog HDL Always Construct warning at count_num_7.v(54): inferring latch(es) for variable \"count_num\", which holds its previous value in one or more paths through the always construct" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543246940647 "|count_num_7"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "count_num count_num_7.v(63) " "Verilog HDL Event Control warning at count_num_7.v(63): posedge or negedge of vector \"count_num\" depends solely on its least-significant bit" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 63 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1543246940647 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_7.v(73) " "Verilog HDL assignment warning at count_num_7.v(73): truncated value with size 32 to match size of target (4)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940648 "|count_num_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_7.v(71) " "Verilog HDL assignment warning at count_num_7.v(71): truncated value with size 32 to match size of target (4)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543246940649 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[0\] count_num_7.v(58) " "Inferred latch for \"count_num\[0\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940656 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[1\] count_num_7.v(58) " "Inferred latch for \"count_num\[1\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940656 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[2\] count_num_7.v(58) " "Inferred latch for \"count_num\[2\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940656 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[3\] count_num_7.v(58) " "Inferred latch for \"count_num\[3\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940657 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[4\] count_num_7.v(58) " "Inferred latch for \"count_num\[4\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940657 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[5\] count_num_7.v(58) " "Inferred latch for \"count_num\[5\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940657 "|count_num_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[6\] count_num_7.v(58) " "Inferred latch for \"count_num\[6\]\" at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940657 "|count_num_7"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[6\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[6\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940680 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "count_num_7.v(58) " "Constant driver at count_num_7.v(58)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940680 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[5\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[5\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940680 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[4\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[4\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940680 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[3\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[3\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[2\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[2\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[1\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[1\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[0\] count_num_7.v(42) " "Can't resolve multiple constant drivers for net \"count_num\[0\]\" at count_num_7.v(42)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 42 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[31\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[31\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "count_num_7.v(37) " "Constant driver at count_num_7.v(37)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 37 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[30\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[30\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[29\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[29\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[28\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[28\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[27\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[27\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[26\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[26\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[25\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[25\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[24\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[24\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[23\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[23\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "div_count\[22\] count_num_7.v(46) " "Can't resolve multiple constant drivers for net \"div_count\[22\]\" at count_num_7.v(46)" {  } { { "count_num_7.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_7/count_num_7.v" 46 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940682 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543246940683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543246940806 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 23:42:20 2018 " "Processing ended: Mon Nov 26 23:42:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543246940806 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543246940806 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543246940806 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246940806 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543246941586 ""}
