mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592592.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3029.345 CPU sec, 60.866 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3752.024 CPU sec, 59.910 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3755.269 CPU sec, 59.921 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1516.662 CPU sec, 23.961 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 243.939 sec; CPU: 12107.078 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592592.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.047 CPU sec, 22.769 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.165 CPU sec, 22.653 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.427 CPU sec, 22.626 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.346 CPU sec, 22.653 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.434 CPU sec, 22.946 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.107 CPU sec, 23.046 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.476 CPU sec, 23.173 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.560 CPU sec, 22.523 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.139 CPU sec, 22.641 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.625 CPU sec, 22.643 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.281 CPU sec, 22.947 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.172 CPU sec, 22.916 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 190.023 CPU sec, 23.487 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.705 CPU sec, 22.540 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.645 CPU sec, 22.445 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.773 CPU sec, 22.426 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.386 CPU sec, 22.537 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.958 CPU sec, 22.676 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.733 CPU sec, 22.774 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.592 CPU sec, 22.994 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.188 CPU sec, 22.675 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.102 CPU sec, 22.433 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.730 CPU sec, 22.744 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.599 CPU sec, 22.871 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.849 CPU sec, 23.136 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.324 CPU sec, 22.822 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.761 CPU sec, 23.180 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.036 CPU sec, 4.698 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 625.314 sec; CPU: 5024.498 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,978,283,526 cache-misses                                                  (22.51%)
S0       16  3,332,105,435,271 cycles                    #    0.000 GHz                      (22.49%)
S0       16  2,938,527,793,721 instructions              #   13.99  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.50%)
S0       16          2,294,075 cs                                                            (100.00%)
S0       16              2,104 migrations                                                    (100.00%)
S0       16            148,179 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,751,216,348,127 idle-cycles-frontend      #  1785.99% frontend cycles idle     (17.88%)
S0       16  2,043,242,040,534 idle-cycles-backend       #  972.81% backend  cycles idle     (15.97%)
S0       16    952,512,288,617 L1-dcache-loads                                               (21.42%)
S0       16     12,734,789,118 L1-dcache-load-misses     #   20.89% of all L1-dcache hits    (26.95%)
S0       16     13,252,387,214 L1-dcache-stores                                              (27.55%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.69%)
S0       16      2,958,946,141 L1-icache-load-misses                                         (25.89%)
S0       16     16,019,203,661 LLC-loads                                                     (11.46%)
S0       16      9,062,071,082 LLC-stores                                                    (11.51%)
S0       16    <not supported> LLC-prefetches          
S0       16    937,767,298,837 dTLB-loads                                                    (17.21%)
S0       16      1,032,025,025 dTLB-load-misses          #    1.71% of all dTLB cache hits   (16.91%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    675,341,254,912 iTLB-loads                                                    (16.64%)
S0       16          9,309,693 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.05%)
S0       16    248,291,157,501 branch-loads                                                  (16.46%)
S0       16     16,406,507,610 branch-load-misses                                            (22.00%)
S1       16      2,828,719,594 cache-misses                                                  (21.68%)
S1       16  3,419,015,939,943 cycles                    #    0.000 GHz                      (22.05%)
S1       16  2,972,435,723,639 instructions              #    0.00  insns per cycle          (27.46%)
S1       16          2,063,707 cs                                                            (100.00%)
S1       16              1,165 migrations                                                    (100.00%)
S1       16            110,445 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,549,367,621,144 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.01%)
S1       16  1,910,258,643,502 idle-cycles-backend       #    0.00% backend  cycles idle     (16.84%)
S1       16    884,154,902,676 L1-dcache-loads                                               (22.42%)
S1       16     11,427,553,998 L1-dcache-load-misses                                         (28.19%)
S1       16     11,736,895,547 L1-dcache-stores                                              (28.47%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.38%)
S1       16      2,428,289,860 L1-icache-load-misses                                         (28.41%)
S1       16     15,458,072,944 LLC-loads                                                     (11.12%)
S1       16      9,381,677,091 LLC-stores                                                    (10.98%)
S1       16    <not supported> LLC-prefetches          
S1       16    983,332,570,741 dTLB-loads                                                    (16.44%)
S1       16      1,090,758,500 dTLB-load-misses                                              (16.42%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    724,383,067,373 iTLB-loads                                                    (16.28%)
S1       16         10,620,660 iTLB-load-misses                                              (10.83%)
S1       16    280,898,626,577 branch-loads                                                  (16.35%)
S1       16     18,448,454,915 branch-load-misses                                            (21.76%)
S2       16      2,599,653,439 cache-misses                                                  (21.21%)
S2       16  3,315,684,799,526 cycles                    #    0.000 GHz                      (20.49%)
S2       16  2,890,586,322,128 instructions              #    0.00  insns per cycle          (27.78%)
S2       16          1,979,064 cs                                                            (100.00%)
S2       16              2,311 migrations                                                    (100.00%)
S2       16             98,200 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,877,385,982,938 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.24%)
S2       16  1,961,587,383,946 idle-cycles-backend       #    0.00% backend  cycles idle     (16.74%)
S2       16    942,337,350,342 L1-dcache-loads                                               (23.06%)
S2       16     12,291,705,631 L1-dcache-load-misses                                         (27.06%)
S2       16     12,621,481,292 L1-dcache-stores                                              (27.53%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.54%)
S2       16      2,659,530,262 L1-icache-load-misses                                         (25.63%)
S2       16     15,562,927,315 LLC-loads                                                     (13.76%)
S2       16      8,933,007,315 LLC-stores                                                    (14.26%)
S2       16    <not supported> LLC-prefetches          
S2       16    921,478,275,179 dTLB-loads                                                    (18.74%)
S2       16      1,010,368,334 dTLB-load-misses                                              (17.38%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    648,041,924,881 iTLB-loads                                                    (16.74%)
S2       16          8,504,571 iTLB-load-misses                                              (11.02%)
S2       16    245,905,761,147 branch-loads                                                  (16.59%)
S2       16     16,453,251,016 branch-load-misses                                            (22.13%)
S3       16      2,753,339,238 cache-misses                                                  (22.27%)
S3       16  3,375,442,122,144 cycles                    #    0.000 GHz                      (22.37%)
S3       16  3,404,590,992,343 instructions              #    0.00  insns per cycle          (27.95%)
S3       16          2,117,423 cs                                                            (100.00%)
S3       16              1,006 migrations                                                    (100.00%)
S3       16            222,472 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,778,487,701,043 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.64%)
S3       16  1,970,758,691,234 idle-cycles-backend       #    0.00% backend  cycles idle     (16.61%)
S3       16  1,122,634,029,918 L1-dcache-loads                                               (22.11%)
S3       16     14,311,907,316 L1-dcache-load-misses                                         (27.55%)
S3       16     14,863,771,649 L1-dcache-stores                                              (27.49%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.27%)
S3       16      2,736,966,664 L1-icache-load-misses                                         (27.24%)
S3       16     17,190,329,292 LLC-loads                                                     (11.27%)
S3       16     10,044,054,576 LLC-stores                                                    (11.17%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,021,780,965,279 dTLB-loads                                                    (16.63%)
S3       16      1,117,453,718 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    730,043,934,165 iTLB-loads                                                    (17.18%)
S3       16         10,025,923 iTLB-load-misses                                              (11.34%)
S3       16    279,655,588,072 branch-loads                                                  (16.87%)
S3       16     18,996,690,656 branch-load-misses                                            (22.51%)

     625.366131745 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592592.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.983 CPU sec, 24.376 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.769 CPU sec, 23.702 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.437 CPU sec, 24.235 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.824 CPU sec, 23.903 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.805 CPU sec, 23.796 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.790 CPU sec, 24.143 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.662 CPU sec, 24.179 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.865 CPU sec, 23.592 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.302 CPU sec, 23.694 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.290 CPU sec, 23.974 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.077 CPU sec, 23.638 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.740 CPU sec, 23.824 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.775 CPU sec, 24.183 real sec
[M::mem_process_seqs] Processed 940982 reads in 237.375 CPU sec, 14.703 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 333.898 sec; CPU: 5269.617 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,873,807,628 cache-misses                                                  (21.62%)
S0       16  3,503,728,546,886 cycles                    #    0.000 GHz                      (21.69%)
S0       16  2,891,828,492,471 instructions              #   13.41  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.65%)
S0       16          2,082,064 cs                                                            (100.00%)
S0       16              1,186 migrations                                                    (100.00%)
S0       16            130,056 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,670,073,384,359 idle-cycles-frontend      #  1702.07% frontend cycles idle     (16.90%)
S0       16  2,185,471,544,450 idle-cycles-backend       #  1013.55% backend  cycles idle     (16.77%)
S0       16    926,548,205,039 L1-dcache-loads                                               (22.45%)
S0       16     12,498,026,844 L1-dcache-load-misses     #   20.88% of all L1-dcache hits    (27.70%)
S0       16     13,293,091,720 L1-dcache-stores                                              (27.21%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.61%)
S0       16      2,893,645,665 L1-icache-load-misses                                         (27.69%)
S0       16     15,873,859,217 LLC-loads                                                     (11.47%)
S0       16      9,064,216,104 LLC-stores                                                    (11.23%)
S0       16    <not supported> LLC-prefetches          
S0       16    933,123,791,255 dTLB-loads                                                    (16.75%)
S0       16      1,060,834,456 dTLB-load-misses          #    1.74% of all dTLB cache hits   (16.65%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    607,010,147,073 iTLB-loads                                                    (17.09%)
S0       16         24,355,815 iTLB-load-misses          #    0.06% of all iTLB cache hits   (11.28%)
S0       16    235,602,117,349 branch-loads                                                  (16.69%)
S0       16     15,784,127,036 branch-load-misses                                            (22.04%)
S1       16      2,355,184,257 cache-misses                                                  (22.65%)
S1       16  3,279,161,776,900 cycles                    #    0.000 GHz                      (22.88%)
S1       16  2,734,890,961,678 instructions              #    0.00  insns per cycle          (28.57%)
S1       16          1,786,827 cs                                                            (100.00%)
S1       16                609 migrations                                                    (100.00%)
S1       16             97,187 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,612,413,291,656 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.27%)
S1       16  2,142,779,243,895 idle-cycles-backend       #    0.00% backend  cycles idle     (16.83%)
S1       16    921,900,413,405 L1-dcache-loads                                               (22.40%)
S1       16     11,821,335,853 L1-dcache-load-misses                                         (27.82%)
S1       16     12,382,877,176 L1-dcache-stores                                              (27.67%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.28%)
S1       16      2,469,626,697 L1-icache-load-misses                                         (27.32%)
S1       16     14,867,811,835 LLC-loads                                                     (11.14%)
S1       16      8,875,309,280 LLC-stores                                                    (10.91%)
S1       16    <not supported> LLC-prefetches          
S1       16    958,627,128,239 dTLB-loads                                                    (16.37%)
S1       16      1,143,029,979 dTLB-load-misses                                              (16.19%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    657,932,754,203 iTLB-loads                                                    (16.40%)
S1       16         24,064,779 iTLB-load-misses                                              (11.14%)
S1       16    233,649,659,119 branch-loads                                                  (16.85%)
S1       16     15,996,722,591 branch-load-misses                                            (22.28%)
S2       16      2,976,616,543 cache-misses                                                  (21.73%)
S2       16  3,456,339,154,351 cycles                    #    0.000 GHz                      (20.49%)
S2       16  2,883,731,949,801 instructions              #    0.00  insns per cycle          (27.64%)
S2       16          2,005,142 cs                                                            (100.00%)
S2       16              1,588 migrations                                                    (100.00%)
S2       16            196,637 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,497,090,433,605 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.88%)
S2       16  2,054,381,438,580 idle-cycles-backend       #    0.00% backend  cycles idle     (17.14%)
S2       16    943,528,360,951 L1-dcache-loads                                               (22.45%)
S2       16     12,718,336,202 L1-dcache-load-misses                                         (26.39%)
S2       16     13,578,840,448 L1-dcache-stores                                              (26.92%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.39%)
S2       16      2,927,144,166 L1-icache-load-misses                                         (24.92%)
S2       16     16,106,757,171 LLC-loads                                                     (13.48%)
S2       16      9,311,088,515 LLC-stores                                                    (12.97%)
S2       16    <not supported> LLC-prefetches          
S2       16    932,069,283,705 dTLB-loads                                                    (18.56%)
S2       16      1,053,688,071 dTLB-load-misses                                              (17.75%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    646,150,824,405 iTLB-loads                                                    (16.91%)
S2       16         26,956,510 iTLB-load-misses                                              (11.04%)
S2       16    261,655,810,650 branch-loads                                                  (16.47%)
S2       16     17,057,373,190 branch-load-misses                                            (21.65%)
S3       16      2,732,860,091 cache-misses                                                  (22.22%)
S3       16  3,560,748,348,915 cycles                    #    0.000 GHz                      (22.42%)
S3       16  3,438,606,592,922 instructions              #    0.00  insns per cycle          (28.12%)
S3       16          1,953,853 cs                                                            (100.00%)
S3       16                689 migrations                                                    (100.00%)
S3       16            262,885 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,755,971,351,473 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.41%)
S3       16  1,921,096,098,946 idle-cycles-backend       #    0.00% backend  cycles idle     (17.13%)
S3       16  1,039,104,794,491 L1-dcache-loads                                               (22.63%)
S3       16     13,500,150,953 L1-dcache-load-misses                                         (27.85%)
S3       16     14,343,120,797 L1-dcache-stores                                              (27.50%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.93%)
S3       16      2,741,339,166 L1-icache-load-misses                                         (26.69%)
S3       16     18,495,683,413 LLC-loads                                                     (10.83%)
S3       16     10,448,147,962 LLC-stores                                                    (11.10%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,084,588,547,444 dTLB-loads                                                    (16.65%)
S3       16      1,234,537,333 dTLB-load-misses                                              (16.83%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    746,932,028,627 iTLB-loads                                                    (17.01%)
S3       16         26,697,064 iTLB-load-misses                                              (11.44%)
S3       16    277,067,186,006 branch-loads                                                  (17.12%)
S3       16     19,126,689,242 branch-load-misses                                            (22.72%)

     334.019460965 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592592.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1046.682 CPU sec, 33.144 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1086.559 CPU sec, 33.740 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1072.092 CPU sec, 33.290 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1069.589 CPU sec, 33.197 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1072.213 CPU sec, 33.295 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1058.328 CPU sec, 32.875 real sec
[M::mem_process_seqs] Processed 2525154 reads in 867.942 CPU sec, 27.015 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 238.603 sec; CPU: 7285.416 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,750,153,123 cache-misses                                                  (22.61%)
S0       16  4,841,026,787,252 cycles                    #    0.000 GHz                      (22.59%)
S0       16  2,916,705,755,199 instructions              #    9.96  insns per cycle        
                                             #    0.10  stalled cycles per insn  (28.11%)
S0       16          3,023,304 cs                                                            (100.00%)
S0       16              2,605 migrations                                                    (100.00%)
S0       16            651,757 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,515,462,152,555 idle-cycles-frontend      #  1541.84% frontend cycles idle     (16.95%)
S0       16  3,253,418,142,837 idle-cycles-backend       #  1110.90% backend  cycles idle     (16.72%)
S0       16    945,632,992,297 L1-dcache-loads                                               (22.35%)
S0       16     13,622,329,066 L1-dcache-load-misses     #   23.07% of all L1-dcache hits    (27.58%)
S0       16     14,724,438,871 L1-dcache-stores                                              (27.59%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.47%)
S0       16      3,811,245,797 L1-icache-load-misses                                         (27.67%)
S0       16     18,763,985,834 LLC-loads                                                     (11.28%)
S0       16     10,164,341,055 LLC-stores                                                    (11.18%)
S0       16    <not supported> LLC-prefetches          
S0       16    989,179,504,050 dTLB-loads                                                    (16.38%)
S0       16      1,595,523,068 dTLB-load-misses          #    2.54% of all dTLB cache hits   (16.31%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    698,532,686,380 iTLB-loads                                                    (16.13%)
S0       16         88,334,899 iTLB-load-misses          #    0.20% of all iTLB cache hits   (11.09%)
S0       16    267,367,135,938 branch-loads                                                  (16.75%)
S0       16     16,712,906,196 branch-load-misses                                            (22.27%)
S1       16      2,792,800,381 cache-misses                                                  (21.13%)
S1       16  4,749,620,026,510 cycles                    #    0.000 GHz                      (22.06%)
S1       16  2,876,289,316,729 instructions              #    0.00  insns per cycle          (27.84%)
S1       16          2,055,773 cs                                                            (100.00%)
S1       16                943 migrations                                                    (100.00%)
S1       16            157,761 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,659,437,262,285 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.91%)
S1       16  3,198,396,262,368 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S1       16    883,512,500,993 L1-dcache-loads                                               (23.00%)
S1       16     11,465,741,056 L1-dcache-load-misses                                         (28.73%)
S1       16     11,995,894,459 L1-dcache-stores                                              (28.60%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.40%)
S1       16      2,610,125,591 L1-icache-load-misses                                         (27.52%)
S1       16     14,530,953,771 LLC-loads                                                     (11.34%)
S1       16      8,907,094,050 LLC-stores                                                    (10.59%)
S1       16    <not supported> LLC-prefetches          
S1       16    970,869,759,742 dTLB-loads                                                    (15.86%)
S1       16      1,524,223,958 dTLB-load-misses                                              (15.84%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    673,737,021,435 iTLB-loads                                                    (16.02%)
S1       16         79,786,993 iTLB-load-misses                                              (10.84%)
S1       16    247,333,402,311 branch-loads                                                  (16.03%)
S1       16     17,027,701,820 branch-load-misses                                            (21.59%)
S2       16      2,784,077,698 cache-misses                                                  (21.27%)
S2       16  4,684,173,735,618 cycles                    #    0.000 GHz                      (19.64%)
S2       16  2,838,955,409,271 instructions              #    0.00  insns per cycle          (28.01%)
S2       16          2,121,588 cs                                                            (100.00%)
S2       16              1,709 migrations                                                    (100.00%)
S2       16            154,746 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,803,790,302,439 idle-cycles-frontend      #    0.00% frontend cycles idle     (23.27%)
S2       16  3,292,383,538,584 idle-cycles-backend       #    0.00% backend  cycles idle     (16.69%)
S2       16    888,992,971,750 L1-dcache-loads                                               (23.32%)
S2       16     11,403,309,385 L1-dcache-load-misses                                         (27.31%)
S2       16     11,897,164,716 L1-dcache-stores                                              (28.34%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.85%)
S2       16      2,851,987,209 L1-icache-load-misses                                         (24.59%)
S2       16     15,096,034,909 LLC-loads                                                     (13.95%)
S2       16      8,627,872,357 LLC-stores                                                    (12.04%)
S2       16    <not supported> LLC-prefetches          
S2       16    931,223,442,893 dTLB-loads                                                    (18.53%)
S2       16      1,482,158,732 dTLB-load-misses                                              (17.07%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    662,485,719,082 iTLB-loads                                                    (15.61%)
S2       16         78,630,426 iTLB-load-misses                                              (11.03%)
S2       16    242,725,803,467 branch-loads                                                  (16.27%)
S2       16     16,729,951,057 branch-load-misses                                            (21.57%)
S3       16      2,825,934,610 cache-misses                                                  (22.57%)
S3       16  4,468,371,218,409 cycles                    #    0.000 GHz                      (23.25%)
S3       16  3,227,308,116,509 instructions              #    0.00  insns per cycle          (29.04%)
S3       16          2,395,238 cs                                                            (100.00%)
S3       16              1,075 migrations                                                    (100.00%)
S3       16            208,676 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,806,106,337,910 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.63%)
S3       16  3,028,491,988,423 idle-cycles-backend       #    0.00% backend  cycles idle     (17.23%)
S3       16  1,060,432,614,845 L1-dcache-loads                                               (22.53%)
S3       16     13,535,987,583 L1-dcache-load-misses                                         (28.14%)
S3       16     14,524,588,864 L1-dcache-stores                                              (27.28%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.92%)
S3       16      3,008,867,412 L1-icache-load-misses                                         (26.47%)
S3       16     18,778,366,087 LLC-loads                                                     (10.37%)
S3       16     10,892,660,018 LLC-stores                                                    (10.73%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,132,149,130,371 dTLB-loads                                                    (16.31%)
S3       16      1,686,048,434 dTLB-load-misses                                              (17.01%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    763,709,626,172 iTLB-loads                                                    (16.99%)
S3       16         83,868,372 iTLB-load-misses                                              (10.85%)
S3       16    276,623,239,460 branch-loads                                                  (16.67%)
S3       16     19,261,708,301 branch-load-misses                                            (22.11%)

     238.822803209 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592592.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2266.259 CPU sec, 50.638 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2392.752 CPU sec, 49.919 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2337.718 CPU sec, 48.474 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2366.196 CPU sec, 49.227 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1308.405 CPU sec, 27.152 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 266.001 sec; CPU: 10711.889 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,689,678,467 cache-misses                                                  (21.90%)
S0       16  6,857,044,887,323 cycles                    #    0.000 GHz                      (21.91%)
S0       16  3,745,286,360,511 instructions              #    8.64  insns per cycle        
                                             #    0.05  stalled cycles per insn  (28.07%)
S0       16          2,863,297 cs                                                            (100.00%)
S0       16              2,148 migrations                                                    (100.00%)
S0       16            324,749 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,802,478,299,300 idle-cycles-frontend      #  646.36% frontend cycles idle     (17.46%)
S0       16  2,870,153,854,410 idle-cycles-backend       #  661.96% backend  cycles idle     (17.28%)
S0       16  1,189,849,130,610 L1-dcache-loads                                               (23.11%)
S0       16     16,765,316,907 L1-dcache-load-misses     #   27.99% of all L1-dcache hits    (27.87%)
S0       16     18,324,211,607 L1-dcache-stores                                              (27.75%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.33%)
S0       16      3,726,171,655 L1-icache-load-misses                                         (26.54%)
S0       16     22,576,169,101 LLC-loads                                                     (11.58%)
S0       16     12,412,386,910 LLC-stores                                                    (12.06%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,239,303,429,830 dTLB-loads                                                    (17.16%)
S0       16      2,761,451,546 dTLB-load-misses          #    4.43% of all dTLB cache hits   (17.10%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    854,102,369,032 iTLB-loads                                                    (16.75%)
S0       16        168,122,021 iTLB-load-misses          #    0.39% of all iTLB cache hits   (11.07%)
S0       16    319,962,451,435 branch-loads                                                  (16.55%)
S0       16     22,014,315,774 branch-load-misses                                            (21.82%)
S1       16      3,636,870,591 cache-misses                                                  (22.20%)
S1       16  6,962,102,935,296 cycles                    #    0.000 GHz                      (22.31%)
S1       16  3,117,683,805,250 instructions              #    0.00  insns per cycle          (28.01%)
S1       16          3,183,089 cs                                                            (100.00%)
S1       16              1,899 migrations                                                    (100.00%)
S1       16            714,263 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,546,545,498,866 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.09%)
S1       16  3,024,910,388,086 idle-cycles-backend       #    0.00% backend  cycles idle     (17.23%)
S1       16    981,210,234,430 L1-dcache-loads                                               (22.92%)
S1       16     13,830,039,422 L1-dcache-load-misses                                         (28.53%)
S1       16     14,849,237,265 L1-dcache-stores                                              (28.45%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.16%)
S1       16      3,652,398,608 L1-icache-load-misses                                         (27.72%)
S1       16     19,373,336,666 LLC-loads                                                     (10.94%)
S1       16     10,792,879,547 LLC-stores                                                    (10.79%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,053,105,281,796 dTLB-loads                                                    (16.01%)
S1       16      2,496,038,854 dTLB-load-misses                                              (16.04%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    726,100,219,306 iTLB-loads                                                    (16.37%)
S1       16        161,164,836 iTLB-load-misses                                              (11.16%)
S1       16    271,467,189,648 branch-loads                                                  (16.73%)
S1       16     18,026,210,252 branch-load-misses                                            (22.09%)
S2       16      3,061,000,825 cache-misses                                                  (21.66%)
S2       16  7,267,117,102,764 cycles                    #    0.000 GHz                      (21.22%)
S2       16  2,335,361,300,154 instructions              #    0.00  insns per cycle          (27.62%)
S2       16          2,724,346 cs                                                            (100.00%)
S2       16              2,511 migrations                                                    (100.00%)
S2       16            350,431 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,419,300,679,255 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.14%)
S2       16  3,414,827,014,240 idle-cycles-backend       #    0.00% backend  cycles idle     (16.57%)
S2       16    738,573,278,015 L1-dcache-loads                                               (22.48%)
S2       16     10,202,882,506 L1-dcache-load-misses                                         (26.95%)
S2       16     10,586,405,128 L1-dcache-stores                                              (28.23%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.18%)
S2       16      2,973,651,834 L1-icache-load-misses                                         (27.45%)
S2       16     13,563,573,452 LLC-loads                                                     (12.30%)
S2       16      7,235,760,742 LLC-stores                                                    (11.09%)
S2       16    <not supported> LLC-prefetches          
S2       16    749,502,523,534 dTLB-loads                                                    (16.99%)
S2       16      1,949,423,042 dTLB-load-misses                                              (16.79%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    536,405,369,206 iTLB-loads                                                    (16.35%)
S2       16        162,290,207 iTLB-load-misses                                              (10.93%)
S2       16    199,807,886,535 branch-loads                                                  (16.25%)
S2       16     13,744,035,427 branch-load-misses                                            (21.78%)
S3       16      2,916,915,639 cache-misses                                                  (21.93%)
S3       16  6,662,944,500,900 cycles                    #    0.000 GHz                      (22.35%)
S3       16  2,841,725,465,572 instructions              #    0.00  insns per cycle          (27.96%)
S3       16          2,442,325 cs                                                            (100.00%)
S3       16              1,182 migrations                                                    (100.00%)
S3       16            340,026 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,735,824,551,112 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.95%)
S3       16  3,169,922,242,609 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S3       16    923,845,699,104 L1-dcache-loads                                               (22.67%)
S3       16     12,159,205,697 L1-dcache-load-misses                                         (27.28%)
S3       16     12,595,395,972 L1-dcache-stores                                              (28.00%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.48%)
S3       16      2,824,876,534 L1-icache-load-misses                                         (28.08%)
S3       16     15,943,178,866 LLC-loads                                                     (11.79%)
S3       16      8,946,467,639 LLC-stores                                                    (10.79%)
S3       16    <not supported> LLC-prefetches          
S3       16    943,739,460,625 dTLB-loads                                                    (16.49%)
S3       16      2,273,800,314 dTLB-load-misses                                              (16.63%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    662,966,259,020 iTLB-loads                                                    (16.29%)
S3       16        167,622,618 iTLB-load-misses                                              (10.58%)
S3       16    244,996,672,515 branch-loads                                                  (16.16%)
S3       16     17,227,622,898 branch-load-misses                                            (21.94%)

     266.287972660 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 2473.761 CPU sec, 50.204 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 2886.715 CPU sec, 46.161 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 2962.191 CPU sec, 47.323 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1187.008 CPU sec, 19.032 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 205.083 sec; CPU: 9552.020 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,509,139,703 cache-misses                                                  (20.79%)
S0       16  6,641,170,485,683 cycles                    #    0.000 GHz                      (21.03%)
S0       16  2,963,492,575,945 instructions              #    7.48  insns per cycle        
                                             #    0.04  stalled cycles per insn  (26.61%)
S0       16          2,633,909 cs                                                            (100.00%)
S0       16             21,781 migrations                                                    (100.00%)
S0       16          1,009,851 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    834,717,208,591 idle-cycles-frontend      #  210.68% frontend cycles idle     (16.95%)
S0       16  1,973,185,525,262 idle-cycles-backend       #  498.03% backend  cycles idle     (17.25%)
S0       16    879,783,131,334 L1-dcache-loads                                               (23.06%)
S0       16     12,348,508,801 L1-dcache-load-misses     #   20.91% of all L1-dcache hits    (28.93%)
S0       16     12,968,223,351 L1-dcache-stores                                              (29.16%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.12%)
S0       16      3,122,583,024 L1-icache-load-misses                                         (29.02%)
S0       16     16,600,595,114 LLC-loads                                                     (11.29%)
S0       16      8,740,753,665 LLC-stores                                                    (11.31%)
S0       16    <not supported> LLC-prefetches          
S0       16    899,882,338,804 dTLB-loads                                                    (16.81%)
S0       16      2,405,118,886 dTLB-load-misses          #    3.98% of all dTLB cache hits   (16.48%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    662,449,761,658 iTLB-loads                                                    (16.12%)
S0       16        200,482,968 iTLB-load-misses          #    0.46% of all iTLB cache hits   (10.64%)
S0       16    259,204,369,966 branch-loads                                                  (15.71%)
S0       16     17,511,601,372 branch-load-misses                                            (20.78%)
S1       16      2,923,443,025 cache-misses                                                  (21.51%)
S1       16  6,105,382,138,359 cycles                    #    0.000 GHz                      (22.48%)
S1       16  3,034,020,925,758 instructions              #    0.00  insns per cycle          (28.26%)
S1       16          2,570,677 cs                                                            (100.00%)
S1       16             24,706 migrations                                                    (100.00%)
S1       16            414,440 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    769,966,776,164 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.58%)
S1       16  1,896,337,629,829 idle-cycles-backend       #    0.00% backend  cycles idle     (16.72%)
S1       16    977,602,574,388 L1-dcache-loads                                               (22.34%)
S1       16     13,143,824,400 L1-dcache-load-misses                                         (27.89%)
S1       16     13,900,637,554 L1-dcache-stores                                              (27.56%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.90%)
S1       16      2,908,713,553 L1-icache-load-misses                                         (27.87%)
S1       16     16,773,531,481 LLC-loads                                                     (11.10%)
S1       16      9,848,581,487 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,005,109,080,528 dTLB-loads                                                    (16.34%)
S1       16      2,613,520,420 dTLB-load-misses                                              (16.28%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    695,832,608,639 iTLB-loads                                                    (16.64%)
S1       16        183,199,644 iTLB-load-misses                                              (11.12%)
S1       16    255,609,747,631 branch-loads                                                  (16.73%)
S1       16     18,146,981,593 branch-load-misses                                            (22.14%)
S2       16      3,013,599,475 cache-misses                                                  (21.00%)
S2       16  6,522,929,290,126 cycles                    #    0.000 GHz                      (18.98%)
S2       16  2,747,406,508,603 instructions              #    0.00  insns per cycle          (26.83%)
S2       16          2,484,978 cs                                                            (100.00%)
S2       16             26,041 migrations                                                    (100.00%)
S2       16            274,877 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    794,118,160,308 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.99%)
S2       16  2,014,880,142,430 idle-cycles-backend       #    0.00% backend  cycles idle     (17.12%)
S2       16    831,645,077,113 L1-dcache-loads                                               (23.86%)
S2       16     11,338,384,412 L1-dcache-load-misses                                         (27.42%)
S2       16     11,801,330,791 L1-dcache-stores                                              (28.71%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.42%)
S2       16      2,824,036,849 L1-icache-load-misses                                         (25.52%)
S2       16     14,785,277,686 LLC-loads                                                     (14.33%)
S2       16      8,270,853,074 LLC-stores                                                    (12.18%)
S2       16    <not supported> LLC-prefetches          
S2       16    849,491,402,921 dTLB-loads                                                    (18.66%)
S2       16      2,244,515,953 dTLB-load-misses                                              (17.84%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    601,675,178,824 iTLB-loads                                                    (16.61%)
S2       16        176,063,964 iTLB-load-misses                                              (11.01%)
S2       16    231,249,742,507 branch-loads                                                  (16.03%)
S2       16     16,083,987,750 branch-load-misses                                            (21.35%)
S3       16      3,436,156,228 cache-misses                                                  (21.40%)
S3       16  6,087,423,047,805 cycles                    #    0.000 GHz                      (20.52%)
S3       16  3,541,235,968,605 instructions              #    0.00  insns per cycle          (27.82%)
S3       16          3,113,657 cs                                                            (100.00%)
S3       16             24,460 migrations                                                    (100.00%)
S3       16            436,361 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    860,076,423,807 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.97%)
S3       16  1,597,756,019,968 idle-cycles-backend       #    0.00% backend  cycles idle     (17.27%)
S3       16  1,091,263,207,928 L1-dcache-loads                                               (23.63%)
S3       16     14,675,995,155 L1-dcache-load-misses                                         (27.17%)
S3       16     15,865,526,983 L1-dcache-stores                                              (28.11%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.99%)
S3       16      3,289,311,242 L1-icache-load-misses                                         (26.82%)
S3       16     19,030,611,794 LLC-loads                                                     (13.36%)
S3       16     11,217,483,534 LLC-stores                                                    (11.19%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,111,836,936,160 dTLB-loads                                                    (17.53%)
S3       16      2,852,249,797 dTLB-load-misses                                              (17.15%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    823,871,246,313 iTLB-loads                                                    (16.03%)
S3       16        196,675,282 iTLB-load-misses                                              (10.61%)
S3       16    311,775,254,541 branch-loads                                                  (15.83%)
S3       16     21,808,968,743 branch-load-misses                                            (20.98%)

     205.542488658 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
