{
    "koios/attention_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/attention_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "attention_layer.v",
        "max_rss(MiB)": 170,
        "exec_time(ms)": 11131,
        "elaboration_time(ms)": 10894.4,
        "optimization_time(ms)": 31,
        "techmap_time(ms)": 115.8,
        "synthesis_time(ms)": 11041.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 1,
        "latch": 1,
        "Adder": 2,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 6
    },
    "koios/bnn/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/bnn/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "bnn.v",
        "max_rss(MiB)": 480.1,
        "exec_time(ms)": 18508.6,
        "elaboration_time(ms)": 17573.6,
        "optimization_time(ms)": 214.2,
        "techmap_time(ms)": 336.2,
        "synthesis_time(ms)": 18124.1,
        "Latch Drivers": 1,
        "Pi": 259,
        "Po": 122,
        "logic element": 89054,
        "latch": 52282,
        "Adder": 56904,
        "Multiplier": 125,
        "generic logic size": 4,
        "Longest Path": 432,
        "Average Path": 4,
        "Estimated LUTs": 89054,
        "Total Node": 198366
    },
    "koios/conv_layer_hls/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/conv_layer_hls/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "conv_layer_hls.v",
        "max_rss(MiB)": 2372.7,
        "exec_time(ms)": 4802463.9,
        "elaboration_time(ms)": 12798.1,
        "optimization_time(ms)": 37.9,
        "techmap_time(ms)": 4773374.4,
        "synthesis_time(ms)": 4797356.4,
        "Latch Drivers": 1,
        "Pi": 790,
        "Po": 2283,
        "logic element": 15948,
        "latch": 2706,
        "Adder": 1413,
        "Multiplier": 3,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 806,
        "Average Path": 4,
        "Estimated LUTs": 15948,
        "Total Node": 20092
    },
    "koios/conv_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/conv_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "conv_layer.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin conv^u_matmul_4x4_systolic_0.u_systolic_data_setup.a_mem_access_$sdffe_Q_SRST_$logic_or_Y_B_$_OR__Y_B_$_AND__Y_A_$_AND__Y_A~3: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin conv^u_matmul_4x4_systolic_3.u_systolic_data_setup.a_mem_access_$sdffe_Q_SRST_$logic_or_Y_B_$_OR__Y_B_$_AND__Y_A_$_AND__Y_A~3: not available."
        ],
        "max_rss(MiB)": 172.7,
        "exec_time(ms)": 10629.1,
        "elaboration_time(ms)": 10485.2,
        "optimization_time(ms)": 32.5,
        "techmap_time(ms)": 89.4,
        "synthesis_time(ms)": 10607,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 65,
        "logic element": 5472,
        "latch": 2121,
        "Adder": 1181,
        "Multiplier": 21,
        "Memory": 14,
        "generic logic size": 4,
        "Longest Path": 165,
        "Average Path": 2,
        "Estimated LUTs": 5472,
        "Total Node": 8810
    },
    "koios/dla_like.small/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/dla_like.small/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "dla_like.small.v",
        "max_rss(MiB)": 566.2,
        "exec_time(ms)": 37221.6,
        "elaboration_time(ms)": 36432.8,
        "optimization_time(ms)": 149.2,
        "techmap_time(ms)": 363.6,
        "synthesis_time(ms)": 36945.6,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 13,
        "logic element": 59878,
        "latch": 70231,
        "Adder": 23835,
        "Multiplier": 210,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 224,
        "Average Path": 4,
        "Estimated LUTs": 59878,
        "Total Node": 154251
    },
    "koios/eltwise_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/eltwise_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "eltwise_layer.v",
        "max_rss(MiB)": 229.7,
        "exec_time(ms)": 16523.9,
        "elaboration_time(ms)": 16321.4,
        "optimization_time(ms)": 48,
        "techmap_time(ms)": 130.1,
        "synthesis_time(ms)": 16499.6,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 97,
        "logic element": 4059,
        "latch": 1108,
        "Adder": 801,
        "Multiplier": 6,
        "Memory": 18,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 3,
        "Estimated LUTs": 4059,
        "Total Node": 5993
    },
    "koios/gemm_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/gemm_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "gemm_layer.v",
        "max_rss(MiB)": 3478,
        "exec_time(ms)": 345100.2,
        "elaboration_time(ms)": 339560.5,
        "optimization_time(ms)": 1337.9,
        "techmap_time(ms)": 2751.5,
        "synthesis_time(ms)": 343649.9,
        "Latch Drivers": 1,
        "Pi": 690,
        "Po": 1109,
        "logic element": 733837,
        "latch": 124642,
        "Adder": 78914,
        "Multiplier": 400,
        "generic logic size": 4,
        "Longest Path": 829,
        "Average Path": 3,
        "Estimated LUTs": 733837,
        "Total Node": 937794
    },
    "koios/reduction_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/reduction_layer/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "reduction_layer.v",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 2275.9,
        "elaboration_time(ms)": 2226.6,
        "optimization_time(ms)": 2.8,
        "techmap_time(ms)": 13.6,
        "synthesis_time(ms)": 2243,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 17,
        "logic element": 362,
        "latch": 48,
        "Adder": 53,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 164,
        "Average Path": 5,
        "Estimated LUTs": 362,
        "Total Node": 465
    },
    "koios/robot_rl/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/robot_rl/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "robot_rl.v",
        "max_rss(MiB)": 308,
        "exec_time(ms)": 10387.5,
        "elaboration_time(ms)": 10135.1,
        "optimization_time(ms)": 51.4,
        "techmap_time(ms)": 129.4,
        "synthesis_time(ms)": 10316,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 384,
        "logic element": 11908,
        "latch": 2513,
        "Adder": 1788,
        "Multiplier": 24,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 161,
        "Average Path": 4,
        "Estimated LUTs": 11908,
        "Total Node": 16282
    },
    "koios/softmax/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/softmax/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "softmax.v",
        "max_rss(MiB)": 160.1,
        "exec_time(ms)": 9472.6,
        "elaboration_time(ms)": 9349.4,
        "optimization_time(ms)": 26.8,
        "techmap_time(ms)": 42.8,
        "synthesis_time(ms)": 9418.9,
        "Latch Drivers": 1,
        "Pi": 401,
        "Po": 150,
        "logic element": 47273,
        "latch": 9401,
        "Adder": 4663,
        "Multiplier": 16,
        "generic logic size": 4,
        "Longest Path": 1144,
        "Average Path": 4,
        "Estimated LUTs": 47273,
        "Total Node": 61354
    },
    "koios/spmv/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/spmv/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "spmv.v",
        "max_rss(MiB)": 622.3,
        "exec_time(ms)": 8816.9,
        "elaboration_time(ms)": 7419.6,
        "optimization_time(ms)": 11.9,
        "techmap_time(ms)": 275436.4,
        "synthesis_time(ms)": 8388.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 17,
        "logic element": 8707,
        "latch": 1955,
        "Adder": 1780,
        "Multiplier": 32,
        "Memory": 229,
        "generic logic size": 4,
        "Longest Path": 251,
        "Average Path": 2,
        "Estimated LUTs": 8707,
        "Total Node": 12704
    },
    "koios/tpu_like.small/k6FracN10LB_mem20K_complexDSP_customSB_22nm": {
        "test_name": "koios/tpu_like.small/k6FracN10LB_mem20K_complexDSP_customSB_22nm",
        "architecture": "k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml",
        "verilog": "tpu_like.small.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin top^u_activation.address_$mux_Y_A_$mux_Y_A_$mux_Y_A_$mux_Y_S_$logic_and_Y_A_$_OR__Y_B_$_OR__B_Y_$_AND__Y_A_$_AND__A_Y~3: not available."
        ],
        "max_rss(MiB)": 173.4,
        "exec_time(ms)": 29434.1,
        "elaboration_time(ms)": 29279.9,
        "optimization_time(ms)": 27.5,
        "techmap_time(ms)": 60.2,
        "synthesis_time(ms)": 29367.6,
        "Latch Drivers": 1,
        "Pi": 82,
        "Po": 289,
        "logic element": 7012,
        "latch": 3447,
        "Adder": 1324,
        "Multiplier": 66,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 237,
        "Average Path": 2,
        "Estimated LUTs": 7012,
        "Total Node": 11852
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
