{"Source Block": ["hdl/library/common/ad_tdd_control.v@173:183@HdlIdDef", "  reg             tdd_last_burst = 1'b0;\n\n  // internal signals\n\n  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@176:186", "\n  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n"], ["hdl/library/common/ad_tdd_control.v@172:182", "  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  // internal signals\n\n  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n"], ["hdl/library/common/ad_tdd_control.v@178:188", "  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n  // tdd counter (state machine)\n"], ["hdl/library/common/ad_tdd_control.v@175:185", "  // internal signals\n\n  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@192:202", "  wire    [23:0]    tdd_rx_on_2_s;\n  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n"], ["hdl/library/common/ad_tdd_control.v@177:187", "  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n"], ["hdl/library/common/ad_tdd_control.v@174:184", "\n  // internal signals\n\n  wire   [23:0]   tdd_tx_dp_on_1_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_1_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n"]], "Diff Content": {"Delete": [[178, "  wire   [23:0]   tdd_tx_dp_on_2_s;\n"]], "Add": []}}