<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><title>PCIe Gen5 M.2 Topology</title><body><section id="SECTION_4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0"><fig id="FIG_pcie_gen5_m_2_topology_1"><title>PCIe Gen5 M.2 Topology</title><image href="FIG_pcie gen5 m.2 topology_1.png" scalefit="yes" id="IMG_pcie_gen5_m_2_topology_1_png" /></fig><fig id="FIG_suggested_ground_void_for_main_board_mdot2_connector_1"><title>Suggested Ground Void for Main Board Mdot2 connector</title><image href="FIG_suggested ground void for main board mdot2 connector_1.png" scalefit="yes" id="IMG_suggested_ground_void_for_main_board_mdot2_connector_1_png" /></fig><fig id="FIG_suggested_toe_side_connection_1"><title>Suggested_Toe_Side_Connection</title><image href="FIG_suggested_toe_side_connection_1.png" scalefit="yes" id="IMG_suggested_toe_side_connection_1_png" /></fig><table id="TABLE_4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0_1"><title>PCIe Gen5 M.2 Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</p></entry></row><row><entry><p>M.2 connector</p></entry><entry><p>Each M.2 connector Vss pad should be connected to its own Vss via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm (19 mils) max.</p></entry></row><row><entry><p>Suggested Ground Void for Main Board Mdot2 connector</p></entry><entry><p>Refer to Image above. Top layer (or layer in which connector is placed) avoid ground shapes 200um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>Gen5 M.2 operating at Gen4</p></entry><entry><p>Please refer to PCIe Gen4 M.2 Topology chapter for lengths.</p></entry></row></tbody></tgroup></table><table id="TABLE_4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_045BDA96-80E4-4587-966A-E9A4F76484C3"><title>Mainstream, Rx,Tx</title><table id="TABLE_045BDA96-80E4-4587-966A-E9A4F76484C3_1"><title>PCIe Gen5 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>175</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 175</p><p>Max Length Total Note: For Premium 10L T3 stack up, we can go up to 185mm length instead of 175mm.</p></section></body></topic>