<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: MaxelerOS - DRAM</h1>
    <h2 id="16">Cost Table 16</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.221</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.227</td>
          <td style="text-align: center;">0.587</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.067</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdEmpty|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>102</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.664</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.424</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|ram_block1a20|portbaddr[6]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.151</td>
          <td style="text-align: center;">0.583</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.066</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg0</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdEmpty|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>102</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.687</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.220</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.325</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|ram_block1a20|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.129</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg0</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.116</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.217</td>
          <td style="text-align: center;">0.492</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.067</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N32</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:1:MIGDataRd_FIFO|RdEmpty|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.129</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>102</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.664</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.424</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|ram_block1a20|portbaddr[6]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.238</td>
          <td style="text-align: center;">0.463</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.067</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:0:MIGDataRd_FIFO|RdEmpty|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>102</small></td>
                           <td style="text-align: right;"><small>0.110</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.664</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~6|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.424</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|ram_block1a20|portbaddr[6]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg6</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.105</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.118</td>
          <td style="text-align: center;">0.581</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.066</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg4</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|RdEmpty</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X101_Y44_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdEmpty|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X101_Y44_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>102</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|Equal24~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.688</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~4|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X78_Y71_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|RdPtr~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.291</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo:3:MIGDataRd_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|ram_block1a20|portbaddr[4]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y84_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.129</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_rddata_fifo|\RAM_Generic|mem_rtl_0|auto_generated|ram_block1a20~portb_address_reg4</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="8">Cost Table 8</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.083</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">2.657</td>
          <td style="text-align: center;">1.389</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.143</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0~PORT_B_ADDRESS_STALL</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.546</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|shareout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|sharein</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.283</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>30</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y29_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.185</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbaddrstall</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y29_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.479</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0~PORT_B_ADDRESS_STALL</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.072</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">3.916</td>
          <td style="text-align: center;">0.13</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.132</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|rdptr_g1p|counter5a5~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a33~portb_address_reg5</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y34_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|rdptr_g1p|counter5a5~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y34_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>24</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|rdptr_g1p|counter5a5~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X87_Y54_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.916</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a33|portbaddr[5]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X87_Y54_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a33~portb_address_reg5</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.067</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">2.641</td>
          <td style="text-align: center;">1.389</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.143</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a88~PORT_B_ADDRESS_STALL</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.546</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|shareout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|sharein</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.283</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>30</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y30_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.169</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a88|portbaddrstall</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y30_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.479</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a88~PORT_B_ADDRESS_STALL</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">2.624</td>
          <td style="text-align: center;">1.389</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.144</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a48~PORT_B_ADDRESS_STALL</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y33_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|ws_bwp|dffe9a[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.546</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~34|shareout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|sharein</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~25|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~29|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X64_Y33_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_1|inst_ln38_mwfifo|auto_generated|op_2~1|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.283</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X63_Y33_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X59_Y32_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>30</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y31_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.152</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a48|portbaddrstall</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y31_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.479</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a48~PORT_B_ADDRESS_STALL</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="10">Cost Table 10</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.599</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.603</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.095</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.599</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.599</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.599</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.588</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.109</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.588</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.109</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.229</td>
          <td style="text-align: center;">0.588</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.109</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>13</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[3]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.855</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="11">Cost Table 11</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.319</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.076</td>
          <td style="text-align: center;">0.156</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.193</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[129]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~porta_datain_reg7</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X87_Y28_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[129]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X87_Y28_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a56|portbdataout[6]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y42_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.076</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110|portadatain[7]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y42_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.137</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a110~porta_datain_reg7</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="12">Cost Table 12</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.099</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">2.659</td>
          <td style="text-align: center;">1.402</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.144</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|ws_brp|dffe9a[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8~PORT_B_ADDRESS_STALL</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X85_Y46_N32</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|ws_brp|dffe9a[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X85_Y46_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|ws_brp|dffe9a[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.229</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~17|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.446</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~9|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|WrToRAM_WFifo_cmd_cmd_environment_map_0_environment_map|fifo_0|inst_ln38_mwfifo|auto_generated|op_2~25|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.276</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~1|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y46_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y46_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.771</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y46_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|environment_map_stall|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X54_Y46_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.348</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X54_Y46_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>31</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|valid_rdreq~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y43_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8|portbaddrstall</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y43_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.479</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_56|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8~PORT_B_ADDRESS_STALL</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="14">Cost Table 14</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.382</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.088</td>
          <td style="text-align: center;">0.154</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.246</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[432]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~porta_datain_reg3</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[432]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8|portbdataout[24]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y24_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95|portadatain[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y24_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~porta_datain_reg3</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.359</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.111</td>
          <td style="text-align: center;">0.15</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.204</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[649]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg0</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[649]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbdataout[36]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.111</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94|portadatain[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg0</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.303</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.057</td>
          <td style="text-align: center;">0.153</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.199</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[577]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg1</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[577]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbdataout[32]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.057</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94|portadatain[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg1</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.285</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.043</td>
          <td style="text-align: center;">0.154</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.194</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[433]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg3</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[433]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbdataout[24]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.043</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94|portadatain[3]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X37_Y24_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a94~porta_datain_reg3</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.266</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">4.033</td>
          <td style="text-align: center;">0.16</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.179</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[364]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a91~porta_datain_reg4</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[364]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.020</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbdataout[22]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y20_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>4.033</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a91|portadatain[4]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y20_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a91~porta_datain_reg4</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.234</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">3.974</td>
          <td style="text-align: center;">0.159</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.207</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[365]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~porta_datain_reg4</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[365]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X77_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a0|portbdataout[23]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y19_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.974</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90|portadatain[4]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y19_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a90~porta_datain_reg4</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.2</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">3.902</td>
          <td style="text-align: center;">0.153</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.251</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[576]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~porta_datain_reg1</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[576]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8|portbdataout[32]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y24_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.902</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95|portadatain[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X29_Y24_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a95~porta_datain_reg1</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.162</td>
          <td style="text-align: center;">4.166</td>
          <td style="text-align: center;">3.874</td>
          <td style="text-align: center;">0.15</td>
          <td style="text-align: center;" nowrap="true">-0.06</td>
          <td style="text-align: center;" nowrap="true">-0.244</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[662]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~porta_datain_reg0</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|q_b[662]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X82_Y38_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.019</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|RdFromRAM_WFifo_cmd_cmd_sample_parameter_memory_stream_sample_parameter_memory_stream|fifo_1|inst_ln38_mwfifo|auto_generated|fifo_ram|ram_block5a8|portbdataout[39]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y16_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>3.874</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81|portadatain[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>M20K_X57_Y16_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|wrapper_entity|Stream_62|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln38_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a81~porta_datain_reg0</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
