{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560045337886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560045337888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  8 22:55:37 2019 " "Processing started: Sat Jun  8 22:55:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560045337888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045337888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045337888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560045338324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560045338324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Memoria_de_exibicao.v(9) " "Verilog HDL information at Memoria_de_exibicao.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_de_exibicao.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560045350390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MIPS_FPGA.v 17 17 " "Using design file MIPS_FPGA.v, which is not specified as a design file for the current project, but contains definitions for 17 design units and 17 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modulos/ALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "2 Door_BNE_BEQ " "Found entity 2: Door_BNE_BEQ" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControleALU " "Found entity 3: ControleALU" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "4 Controller " "Found entity 4: Controller" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "5 Data_Memory " "Found entity 5: Data_Memory" {  } { { "Modulos/Data_Memory.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ext_Sinal " "Found entity 6: Ext_Sinal" {  } { { "Modulos/Ext_Sinal.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Ext_Sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftShift2 " "Found entity 7: LeftShift2" {  } { { "Modulos/LeftShift2.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/LeftShift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "8 Memoria_instrucoes " "Found entity 8: Memoria_instrucoes" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX_32b " "Found entity 9: MUX_32b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX_5b " "Found entity 10: MUX_5b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/MUX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "11 PC " "Found entity 11: PC" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registradores " "Found entity 12: Registradores" {  } { { "Modulos/Registradores.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "13 Somador " "Found entity 13: Somador" {  } { { "Modulos/Somador.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "14 Somador4 " "Found entity 14: Somador4" {  } { { "Modulos/Somador4.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Somador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "15 Conversor_7Seg " "Found entity 15: Conversor_7Seg" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mem_Exibi " "Found entity 16: Mem_Exibi" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_de_exibicao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""} { "Info" "ISGN_ENTITY_NAME" "17 MIPS_FPGA " "Found entity 17: MIPS_FPGA" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045350391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560045350391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_FPGA " "Elaborating entity \"MIPS_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560045350399 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG MIPS_FPGA.v(63) " "Output port \"LEDG\" at MIPS_FPGA.v(63) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR MIPS_FPGA.v(64) " "Output port \"LEDR\" at MIPS_FPGA.v(64) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MIPS_FPGA.v(75) " "Output port \"HEX2\" at MIPS_FPGA.v(75) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MIPS_FPGA.v(76) " "Output port \"HEX3\" at MIPS_FPGA.v(76) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MIPS_FPGA.v(77) " "Output port \"HEX4\" at MIPS_FPGA.v(77) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MIPS_FPGA.v(78) " "Output port \"HEX5\" at MIPS_FPGA.v(78) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 MIPS_FPGA.v(79) " "Output port \"HEX6\" at MIPS_FPGA.v(79) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 MIPS_FPGA.v(80) " "Output port \"HEX7\" at MIPS_FPGA.v(80) has no driver" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560045350403 "|MIPS_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS_FPGA.v" "pc" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4 Somador4:Soma4 " "Elaborating entity \"Somador4\" for hierarchy \"Somador4:Soma4\"" {  } { { "MIPS_FPGA.v" "Soma4" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_instrucoes Memoria_instrucoes:Inst_Mem " "Elaborating entity \"Memoria_instrucoes\" for hierarchy \"Memoria_instrucoes:Inst_Mem\"" {  } { { "MIPS_FPGA.v" "Inst_Mem" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350450 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_Mem\[21..31\] 0 Memoria_instrucoes.v(5) " "Net \"I_Mem\[21..31\]\" at Memoria_instrucoes.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560045350459 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350461 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[20\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[20\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350462 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350463 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[19\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[19\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350464 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[18\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[18\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350465 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350466 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[17\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[17\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350467 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[16\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[16\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350468 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350469 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350470 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350471 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350471 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350471 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350472 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350473 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350474 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350475 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350476 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350477 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350478 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350480 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350481 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350482 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350483 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350484 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350485 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350486 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350487 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350488 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350489 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350490 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350491 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350492 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350493 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350494 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350495 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350496 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350497 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350498 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350499 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350499 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350499 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350499 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controll " "Elaborating entity \"Controller\" for hierarchy \"Controller:controll\"" {  } { { "MIPS_FPGA.v" "controll" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350598 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(7) " "Verilog HDL Case Statement warning at Controller.v(7): incomplete case statement has no default case item" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560045350599 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350600 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(6) " "Inferred latch for \"RegWrite\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.v(6) " "Inferred latch for \"ALUSrc\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(6) " "Inferred latch for \"MemWrite\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.v(6) " "Inferred latch for \"ALUOp\[0\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.v(6) " "Inferred latch for \"ALUOp\[1\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.v(6) " "Inferred latch for \"MemtoReg\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.v(6) " "Inferred latch for \"MemRead\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] Controller.v(6) " "Inferred latch for \"Branch\[0\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] Controller.v(6) " "Inferred latch for \"Branch\[1\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.v(6) " "Inferred latch for \"RegDst\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350601 "|MIPS_FPGA|Controller:controll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5b MUX_5b:mux5b_1 " "Elaborating entity \"MUX_5b\" for hierarchy \"MUX_5b:mux5b_1\"" {  } { { "MIPS_FPGA.v" "mux5b_1" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Registradores:Regs " "Elaborating entity \"Registradores\" for hierarchy \"Registradores:Regs\"" {  } { { "MIPS_FPGA.v" "Regs" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext_Sinal Ext_Sinal:Signal_Extenteder " "Elaborating entity \"Ext_Sinal\" for hierarchy \"Ext_Sinal:Signal_Extenteder\"" {  } { { "MIPS_FPGA.v" "Signal_Extenteder" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32b MUX_32b:mux32b_2 " "Elaborating entity \"MUX_32b\" for hierarchy \"MUX_32b:mux32b_2\"" {  } { { "MIPS_FPGA.v" "mux32b_2" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleALU ControleALU:Control_ALU " "Elaborating entity \"ControleALU\" for hierarchy \"ControleALU:Control_ALU\"" {  } { { "MIPS_FPGA.v" "Control_ALU" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350712 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(23) " "Verilog HDL Case Statement warning at ControleALU.v(23): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(15) " "Verilog HDL Case Statement warning at ControleALU.v(15): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle_ALU ControleALU.v(14) " "Verilog HDL Always Construct warning at ControleALU.v(14): inferring latch(es) for variable \"Controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[0\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[0\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[1\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[1\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[2\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[2\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350713 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[3\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[3\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045350714 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "MIPS_FPGA.v" "ALU_1" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Mem " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Mem\"" {  } { { "MIPS_FPGA.v" "Data_Mem" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift2 LeftShift2:Left_shift " "Elaborating entity \"LeftShift2\" for hierarchy \"LeftShift2:Left_shift\"" {  } { { "MIPS_FPGA.v" "Left_shift" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:ADD_1 " "Elaborating entity \"Somador\" for hierarchy \"Somador:ADD_1\"" {  } { { "MIPS_FPGA.v" "ADD_1" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door_BNE_BEQ Door_BNE_BEQ:Door1 " "Elaborating entity \"Door_BNE_BEQ\" for hierarchy \"Door_BNE_BEQ:Door1\"" {  } { { "MIPS_FPGA.v" "Door1" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(8) " "Verilog HDL assignment warning at AND.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560045350881 "|MIPS_FPGA|Door_BNE_BEQ:Door1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(9) " "Verilog HDL assignment warning at AND.v(9): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560045350881 "|MIPS_FPGA|Door_BNE_BEQ:Door1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Exibi Mem_Exibi:exibe " "Elaborating entity \"Mem_Exibi\" for hierarchy \"Mem_Exibi:exibe\"" {  } { { "MIPS_FPGA.v" "exibe" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_7Seg Conversor_7Seg:Conv " "Elaborating entity \"Conversor_7Seg\" for hierarchy \"Conversor_7Seg:Conv\"" {  } { { "MIPS_FPGA.v" "Conv" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045350903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Controller:controll\|RegWrite " "LATCH primitive \"Controller:controll\|RegWrite\" is permanently enabled" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560045351216 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Mem_Exibi:exibe\|Mem_rtl_0 " "Inferred dual-clock RAM node \"Mem_Exibi:exibe\|Mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1560045352056 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Mem_Exibi:exibe\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Mem_Exibi:exibe\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26 " "Parameter NUMWORDS_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560045352210 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1560045352210 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560045352210 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg:Conv\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg:Conv\|Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod0" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045352211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg:Conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg:Conv\|Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "Div0" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045352211 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560045352211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_Exibi:exibe\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"Mem_Exibi:exibe\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045352342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_Exibi:exibe\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"Mem_Exibi:exibe\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26 " "Parameter \"NUMWORDS_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560045352342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8c1 " "Found entity 1: altsyncram_u8c1" {  } { { "db/altsyncram_u8c1.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/altsyncram_u8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg:Conv\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor_7Seg:Conv\|lpm_divide:Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045352443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg:Conv\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor_7Seg:Conv\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352443 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560045352443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg:Conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor_7Seg:Conv\|lpm_divide:Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045352744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg:Conv\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor_7Seg:Conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560045352744 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560045352744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560045352797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045352797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560045353418 "|MIPS_FPGA|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560045353418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560045353551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2016 " "2016 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560045354050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg " "Generated suppressed messages file /media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045354165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560045354338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560045354338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560045354524 "|MIPS_FPGA|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560045354524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560045354525 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560045354525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560045354525 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560045354525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560045354525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560045354572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  8 22:55:54 2019 " "Processing ended: Sat Jun  8 22:55:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560045354572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560045354572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560045354572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560045354572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560045356396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560045356396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  8 22:55:55 2019 " "Processing started: Sat Jun  8 22:55:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560045356396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560045356396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560045356397 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560045356500 ""}
{ "Info" "0" "" "Project  = MIPS_FPGA" {  } {  } 0 0 "Project  = MIPS_FPGA" 0 0 "Fitter" 0 0 1560045356501 ""}
{ "Info" "0" "" "Revision = MIPS_FPGA" {  } {  } 0 0 "Revision = MIPS_FPGA" 0 0 "Fitter" 0 0 1560045356501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560045356726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560045356726 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560045356741 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1560045356893 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1560045356893 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560045357238 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560045357243 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560045357345 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560045357345 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560045357357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560045357357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560045357357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560045357357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560045357357 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560045357357 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560045357363 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560045357451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_FPGA.SDC " "Synopsys Design Constraints File file not found: 'MIPS_FPGA.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560045358486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560045358487 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560045358492 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1560045358492 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560045358493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560045358531 ""}  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560045358531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560045358858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560045358860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560045358861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560045358863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560045358864 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560045358865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560045358865 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560045358866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560045358880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 Block RAM " "Packed 4 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1560045358880 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560045358880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560045359028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560045359040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560045361808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560045361978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560045362034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560045367259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560045367259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560045367513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560045370998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560045370998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560045371886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560045371886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560045371888 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560045372014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560045372024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560045372310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560045372310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560045372549 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560045372993 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "MIPS_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560045373349 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560045373349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.fit.smsg " "Generated suppressed messages file /media/grobs/DOC/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560045373406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1708 " "Peak virtual memory: 1708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560045373699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  8 22:56:13 2019 " "Processing ended: Sat Jun  8 22:56:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560045373699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560045373699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560045373699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560045373699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560045374704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560045374706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  8 22:56:14 2019 " "Processing started: Sat Jun  8 22:56:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560045374706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560045374706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560045374706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560045375055 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560045377347 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560045377485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560045377843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  8 22:56:17 2019 " "Processing ended: Sat Jun  8 22:56:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560045377843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560045377843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560045377843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560045377843 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560045378112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560045378975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560045378975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  8 22:56:18 2019 " "Processing started: Sat Jun  8 22:56:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560045378975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560045378975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_FPGA -c MIPS_FPGA " "Command: quartus_sta MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560045378975 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560045379009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560045379223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560045379223 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1560045379286 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1560045379287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_FPGA.SDC " "Synopsys Design Constraints File file not found: 'MIPS_FPGA.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560045379731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045379731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560045379732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560045379732 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560045379732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560045379733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560045379733 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560045379734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560045379744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560045379758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560045379758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.889 " "Worst-case setup slack is -3.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.889            -110.182 CLOCK_50  " "   -3.889            -110.182 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532            -108.675 KEY\[2\]  " "   -3.532            -108.675 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045379759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KEY\[2\]  " "    0.440               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045379763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045379765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045379769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.585 KEY\[2\]  " "   -3.000             -57.585 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.506 CLOCK_50  " "   -3.000             -49.506 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045379773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045379773 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560045379830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560045379859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560045380167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560045380196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560045380200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560045380200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.520 " "Worst-case setup slack is -3.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.520             -98.690 CLOCK_50  " "   -3.520             -98.690 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.152             -95.497 KEY\[2\]  " "   -3.152             -95.497 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLOCK_50  " "    0.340               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[2\]  " "    0.387               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045380205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045380207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.365 KEY\[2\]  " "   -3.000             -57.365 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.418 CLOCK_50  " "   -3.000             -49.418 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380208 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560045380249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560045380352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560045380353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560045380353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.456 " "Worst-case setup slack is -1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456             -36.593 CLOCK_50  " "   -1.456             -36.593 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254             -34.614 KEY\[2\]  " "   -1.254             -34.614 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLOCK_50  " "    0.169               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 KEY\[2\]  " "    0.199               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045380370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1560045380374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.762 KEY\[2\]  " "   -3.000             -55.762 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.432 CLOCK_50  " "   -3.000             -48.432 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560045380381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560045380381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560045380843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560045380843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560045380900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  8 22:56:20 2019 " "Processing ended: Sat Jun  8 22:56:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560045380900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560045380900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560045380900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560045380900 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560045381125 ""}
