Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ff3e3951c059493a853a671582f62a42 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p2_testbanch_behav xil_defaultlib.p2_testbanch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.counter_ring_4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extention
Compiling module xil_defaultlib.Mux_3_1_32bit
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.fourbit_ssd_num
Compiling module xil_defaultlib.p2
Compiling module xil_defaultlib.p2_testbanch
Compiling module xil_defaultlib.glbl
Built simulation snapshot p2_testbanch_behav
