#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001eb390839d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001eb390a89a0_0 .net "PC", 31 0, v000001eb39103780_0;  1 drivers
v000001eb390aa020_0 .var "clk", 0 0;
v000001eb390a8ae0_0 .net "clkout", 0 0, L_000001eb390ac740;  1 drivers
v000001eb390a8b80_0 .net "cycles_consumed", 31 0, v000001eb390a8a40_0;  1 drivers
v000001eb390a8c20_0 .net "regs0", 31 0, L_000001eb390ac900;  1 drivers
v000001eb390a8cc0_0 .net "regs1", 31 0, L_000001eb390ad230;  1 drivers
v000001eb390a8fe0_0 .net "regs2", 31 0, L_000001eb390ad5b0;  1 drivers
v000001eb390a8d60_0 .net "regs3", 31 0, L_000001eb390ad2a0;  1 drivers
v000001eb390a9080_0 .net "regs4", 31 0, L_000001eb390acac0;  1 drivers
v000001eb390a9120_0 .net "regs5", 31 0, L_000001eb390acf20;  1 drivers
v000001eb390ab310_0 .var "rst", 0 0;
S_000001eb39010300 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001eb390839d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001eb39086a90 .param/l "RType" 0 4 9, C4<000000>;
P_000001eb39086ac8 .param/l "add" 0 4 12, C4<100000>;
P_000001eb39086b00 .param/l "addi" 0 4 15, C4<001000>;
P_000001eb39086b38 .param/l "addu" 0 4 12, C4<100001>;
P_000001eb39086b70 .param/l "and_" 0 4 12, C4<100100>;
P_000001eb39086ba8 .param/l "andi" 0 4 15, C4<001100>;
P_000001eb39086be0 .param/l "beq" 0 4 17, C4<000100>;
P_000001eb39086c18 .param/l "bne" 0 4 17, C4<000101>;
P_000001eb39086c50 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001eb39086c88 .param/l "j" 0 4 19, C4<000010>;
P_000001eb39086cc0 .param/l "jal" 0 4 19, C4<000011>;
P_000001eb39086cf8 .param/l "jr" 0 4 13, C4<001000>;
P_000001eb39086d30 .param/l "lw" 0 4 15, C4<100011>;
P_000001eb39086d68 .param/l "nor_" 0 4 12, C4<100111>;
P_000001eb39086da0 .param/l "or_" 0 4 12, C4<100101>;
P_000001eb39086dd8 .param/l "ori" 0 4 15, C4<001101>;
P_000001eb39086e10 .param/l "sgt" 0 4 13, C4<101011>;
P_000001eb39086e48 .param/l "sll" 0 4 13, C4<000000>;
P_000001eb39086e80 .param/l "slt" 0 4 12, C4<101010>;
P_000001eb39086eb8 .param/l "slti" 0 4 15, C4<101010>;
P_000001eb39086ef0 .param/l "srl" 0 4 13, C4<000010>;
P_000001eb39086f28 .param/l "sub" 0 4 12, C4<100010>;
P_000001eb39086f60 .param/l "subu" 0 4 12, C4<100011>;
P_000001eb39086f98 .param/l "sw" 0 4 15, C4<101011>;
P_000001eb39086fd0 .param/l "xor_" 0 4 12, C4<100110>;
P_000001eb39087008 .param/l "xori" 0 4 15, C4<001110>;
L_000001eb390ac820 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ad540 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390acdd0 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ad620 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ad150 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390aca50 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ad070 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ace40 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ac740 .functor OR 1, v000001eb390aa020_0, v000001eb39077680_0, C4<0>, C4<0>;
L_000001eb390ad0e0 .functor OR 1, L_000001eb390abbd0, L_000001eb390aa9b0, C4<0>, C4<0>;
L_000001eb390aceb0 .functor AND 1, L_000001eb390ab4f0, L_000001eb390aaff0, C4<1>, C4<1>;
L_000001eb390ac7b0 .functor NOT 1, v000001eb390ab310_0, C4<0>, C4<0>, C4<0>;
L_000001eb390ad310 .functor OR 1, L_000001eb390aab90, L_000001eb390aac30, C4<0>, C4<0>;
L_000001eb390ad3f0 .functor OR 1, L_000001eb390ad310, L_000001eb390aacd0, C4<0>, C4<0>;
L_000001eb390ac9e0 .functor OR 1, L_000001eb39161730, L_000001eb39161e10, C4<0>, C4<0>;
L_000001eb390ad460 .functor AND 1, L_000001eb39162950, L_000001eb390ac9e0, C4<1>, C4<1>;
L_000001eb390acb30 .functor OR 1, L_000001eb39162bd0, L_000001eb39162270, C4<0>, C4<0>;
L_000001eb390acba0 .functor AND 1, L_000001eb391629f0, L_000001eb390acb30, C4<1>, C4<1>;
v000001eb390a42d0_0 .net "ALUOp", 3 0, v000001eb39076500_0;  1 drivers
v000001eb390a4690_0 .net "ALUResult", 31 0, v000001eb39103be0_0;  1 drivers
v000001eb390a3a10_0 .net "ALUSrc", 0 0, v000001eb39076aa0_0;  1 drivers
v000001eb390a3d30_0 .net "ALUin2", 31 0, L_000001eb39161050;  1 drivers
v000001eb390a49b0_0 .net "MemReadEn", 0 0, v000001eb39076b40_0;  1 drivers
v000001eb390a54f0_0 .net "MemWriteEn", 0 0, v000001eb390772c0_0;  1 drivers
v000001eb390a4550_0 .net "MemtoReg", 0 0, v000001eb39075c40_0;  1 drivers
v000001eb390a3f10_0 .net "PC", 31 0, v000001eb39103780_0;  alias, 1 drivers
v000001eb390a5130_0 .net "PCPlus1", 31 0, L_000001eb390aba90;  1 drivers
v000001eb390a5590_0 .net "PCsrc", 0 0, v000001eb39103460_0;  1 drivers
v000001eb390a3b50_0 .net "RegDst", 0 0, v000001eb39077220_0;  1 drivers
v000001eb390a4190_0 .net "RegWriteEn", 0 0, v000001eb39075d80_0;  1 drivers
v000001eb390a4a50_0 .net "WriteRegister", 4 0, L_000001eb390ac3f0;  1 drivers
v000001eb390a5090_0 .net *"_ivl_0", 0 0, L_000001eb390ac820;  1 drivers
L_000001eb39104e40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eb390a4af0_0 .net/2u *"_ivl_10", 4 0, L_000001eb39104e40;  1 drivers
L_000001eb39105230 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a4b90_0 .net *"_ivl_101", 25 0, L_000001eb39105230;  1 drivers
L_000001eb39105278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a4730_0 .net/2u *"_ivl_102", 31 0, L_000001eb39105278;  1 drivers
v000001eb390a4050_0 .net *"_ivl_104", 0 0, L_000001eb390ab4f0;  1 drivers
L_000001eb391052c0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5270_0 .net/2u *"_ivl_106", 5 0, L_000001eb391052c0;  1 drivers
v000001eb390a4c30_0 .net *"_ivl_108", 0 0, L_000001eb390aaff0;  1 drivers
v000001eb390a4370_0 .net *"_ivl_111", 0 0, L_000001eb390aceb0;  1 drivers
v000001eb390a53b0_0 .net *"_ivl_113", 9 0, L_000001eb390abc70;  1 drivers
v000001eb390a47d0_0 .net *"_ivl_114", 31 0, L_000001eb390aaa50;  1 drivers
L_000001eb39105308 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a4cd0_0 .net *"_ivl_117", 21 0, L_000001eb39105308;  1 drivers
v000001eb390a36f0_0 .net *"_ivl_118", 31 0, L_000001eb390abef0;  1 drivers
L_000001eb39104e88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eb390a4410_0 .net/2u *"_ivl_12", 5 0, L_000001eb39104e88;  1 drivers
v000001eb390a3790_0 .net *"_ivl_120", 31 0, L_000001eb390ac350;  1 drivers
v000001eb390a38d0_0 .net *"_ivl_124", 0 0, L_000001eb390ac7b0;  1 drivers
L_000001eb39105398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5310_0 .net/2u *"_ivl_126", 31 0, L_000001eb39105398;  1 drivers
L_000001eb39105470 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001eb390a3dd0_0 .net/2u *"_ivl_130", 5 0, L_000001eb39105470;  1 drivers
v000001eb390a51d0_0 .net *"_ivl_132", 0 0, L_000001eb390aab90;  1 drivers
L_000001eb391054b8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001eb390a4d70_0 .net/2u *"_ivl_134", 5 0, L_000001eb391054b8;  1 drivers
v000001eb390a5450_0 .net *"_ivl_136", 0 0, L_000001eb390aac30;  1 drivers
v000001eb390a4e10_0 .net *"_ivl_139", 0 0, L_000001eb390ad310;  1 drivers
v000001eb390a4870_0 .net *"_ivl_14", 0 0, L_000001eb390aa7d0;  1 drivers
L_000001eb39105500 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001eb390a3bf0_0 .net/2u *"_ivl_140", 5 0, L_000001eb39105500;  1 drivers
v000001eb390a4eb0_0 .net *"_ivl_142", 0 0, L_000001eb390aacd0;  1 drivers
v000001eb390a45f0_0 .net *"_ivl_145", 0 0, L_000001eb390ad3f0;  1 drivers
L_000001eb39105548 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a40f0_0 .net/2u *"_ivl_146", 15 0, L_000001eb39105548;  1 drivers
v000001eb390a3830_0 .net *"_ivl_148", 31 0, L_000001eb390aad70;  1 drivers
v000001eb390a3e70_0 .net *"_ivl_151", 0 0, L_000001eb390ab130;  1 drivers
v000001eb390a3970_0 .net *"_ivl_152", 15 0, L_000001eb390ab270;  1 drivers
v000001eb390a4910_0 .net *"_ivl_154", 31 0, L_000001eb39161910;  1 drivers
v000001eb390a4f50_0 .net *"_ivl_158", 31 0, L_000001eb39162c70;  1 drivers
L_000001eb39104ed0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001eb390a4ff0_0 .net/2u *"_ivl_16", 4 0, L_000001eb39104ed0;  1 drivers
L_000001eb39105590 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a3fb0_0 .net *"_ivl_161", 25 0, L_000001eb39105590;  1 drivers
L_000001eb391055d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a4230_0 .net/2u *"_ivl_162", 31 0, L_000001eb391055d8;  1 drivers
v000001eb390a44b0_0 .net *"_ivl_164", 0 0, L_000001eb39162950;  1 drivers
L_000001eb39105620 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a71e0_0 .net/2u *"_ivl_166", 5 0, L_000001eb39105620;  1 drivers
v000001eb390a6380_0 .net *"_ivl_168", 0 0, L_000001eb39161730;  1 drivers
L_000001eb39105668 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eb390a57a0_0 .net/2u *"_ivl_170", 5 0, L_000001eb39105668;  1 drivers
v000001eb390a61a0_0 .net *"_ivl_172", 0 0, L_000001eb39161e10;  1 drivers
v000001eb390a5ca0_0 .net *"_ivl_175", 0 0, L_000001eb390ac9e0;  1 drivers
v000001eb390a7000_0 .net *"_ivl_177", 0 0, L_000001eb390ad460;  1 drivers
L_000001eb391056b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eb390a6ba0_0 .net/2u *"_ivl_178", 5 0, L_000001eb391056b0;  1 drivers
v000001eb390a6ce0_0 .net *"_ivl_180", 0 0, L_000001eb39160f10;  1 drivers
L_000001eb391056f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eb390a62e0_0 .net/2u *"_ivl_182", 31 0, L_000001eb391056f8;  1 drivers
v000001eb390a7460_0 .net *"_ivl_184", 31 0, L_000001eb391614b0;  1 drivers
v000001eb390a58e0_0 .net *"_ivl_188", 31 0, L_000001eb39161550;  1 drivers
v000001eb390a5d40_0 .net *"_ivl_19", 4 0, L_000001eb390ab3b0;  1 drivers
L_000001eb39105740 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5e80_0 .net *"_ivl_191", 25 0, L_000001eb39105740;  1 drivers
L_000001eb39105788 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a67e0_0 .net/2u *"_ivl_192", 31 0, L_000001eb39105788;  1 drivers
v000001eb390a6560_0 .net *"_ivl_194", 0 0, L_000001eb391629f0;  1 drivers
L_000001eb391057d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5f20_0 .net/2u *"_ivl_196", 5 0, L_000001eb391057d0;  1 drivers
v000001eb390a7140_0 .net *"_ivl_198", 0 0, L_000001eb39162bd0;  1 drivers
L_000001eb39104df8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a6e20_0 .net/2u *"_ivl_2", 5 0, L_000001eb39104df8;  1 drivers
v000001eb390a6d80_0 .net *"_ivl_20", 4 0, L_000001eb390aae10;  1 drivers
L_000001eb39105818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eb390a6240_0 .net/2u *"_ivl_200", 5 0, L_000001eb39105818;  1 drivers
v000001eb390a7280_0 .net *"_ivl_202", 0 0, L_000001eb39162270;  1 drivers
v000001eb390a70a0_0 .net *"_ivl_205", 0 0, L_000001eb390acb30;  1 drivers
v000001eb390a6c40_0 .net *"_ivl_207", 0 0, L_000001eb390acba0;  1 drivers
L_000001eb39105860 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eb390a6420_0 .net/2u *"_ivl_208", 5 0, L_000001eb39105860;  1 drivers
v000001eb390a5de0_0 .net *"_ivl_210", 0 0, L_000001eb39160e70;  1 drivers
v000001eb390a66a0_0 .net *"_ivl_212", 31 0, L_000001eb39161f50;  1 drivers
v000001eb390a7320_0 .net *"_ivl_24", 0 0, L_000001eb390acdd0;  1 drivers
L_000001eb39104f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eb390a73c0_0 .net/2u *"_ivl_26", 4 0, L_000001eb39104f18;  1 drivers
v000001eb390a6a60_0 .net *"_ivl_29", 4 0, L_000001eb390ab6d0;  1 drivers
v000001eb390a6880_0 .net *"_ivl_32", 0 0, L_000001eb390ad620;  1 drivers
L_000001eb39104f60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eb390a6600_0 .net/2u *"_ivl_34", 4 0, L_000001eb39104f60;  1 drivers
v000001eb390a5fc0_0 .net *"_ivl_37", 4 0, L_000001eb390aaf50;  1 drivers
v000001eb390a6060_0 .net *"_ivl_40", 0 0, L_000001eb390ad150;  1 drivers
L_000001eb39104fa8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a6740_0 .net/2u *"_ivl_42", 15 0, L_000001eb39104fa8;  1 drivers
v000001eb390a6100_0 .net *"_ivl_45", 15 0, L_000001eb390abd10;  1 drivers
v000001eb390a7500_0 .net *"_ivl_48", 0 0, L_000001eb390aca50;  1 drivers
v000001eb390a75a0_0 .net *"_ivl_5", 5 0, L_000001eb390ab630;  1 drivers
L_000001eb39104ff0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5700_0 .net/2u *"_ivl_50", 36 0, L_000001eb39104ff0;  1 drivers
L_000001eb39105038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a64c0_0 .net/2u *"_ivl_52", 31 0, L_000001eb39105038;  1 drivers
v000001eb390a6ec0_0 .net *"_ivl_55", 4 0, L_000001eb390ab590;  1 drivers
v000001eb390a5840_0 .net *"_ivl_56", 36 0, L_000001eb390ac490;  1 drivers
v000001eb390a6f60_0 .net *"_ivl_58", 36 0, L_000001eb390abdb0;  1 drivers
v000001eb390a5c00_0 .net *"_ivl_62", 0 0, L_000001eb390ad070;  1 drivers
L_000001eb39105080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5980_0 .net/2u *"_ivl_64", 5 0, L_000001eb39105080;  1 drivers
v000001eb390a5a20_0 .net *"_ivl_67", 5 0, L_000001eb390ab9f0;  1 drivers
v000001eb390a5ac0_0 .net *"_ivl_70", 0 0, L_000001eb390ace40;  1 drivers
L_000001eb391050c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a6920_0 .net/2u *"_ivl_72", 57 0, L_000001eb391050c8;  1 drivers
L_000001eb39105110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb390a5b60_0 .net/2u *"_ivl_74", 31 0, L_000001eb39105110;  1 drivers
v000001eb390a69c0_0 .net *"_ivl_77", 25 0, L_000001eb390ab8b0;  1 drivers
v000001eb390a6b00_0 .net *"_ivl_78", 57 0, L_000001eb390abe50;  1 drivers
v000001eb390a93a0_0 .net *"_ivl_8", 0 0, L_000001eb390ad540;  1 drivers
v000001eb390a9760_0 .net *"_ivl_80", 57 0, L_000001eb390ab450;  1 drivers
L_000001eb39105158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eb390a9da0_0 .net/2u *"_ivl_84", 31 0, L_000001eb39105158;  1 drivers
L_000001eb391051a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eb390aa2a0_0 .net/2u *"_ivl_88", 5 0, L_000001eb391051a0;  1 drivers
v000001eb390a91c0_0 .net *"_ivl_90", 0 0, L_000001eb390abbd0;  1 drivers
L_000001eb391051e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eb390a9ee0_0 .net/2u *"_ivl_92", 5 0, L_000001eb391051e8;  1 drivers
v000001eb390a9580_0 .net *"_ivl_94", 0 0, L_000001eb390aa9b0;  1 drivers
v000001eb390a9620_0 .net *"_ivl_97", 0 0, L_000001eb390ad0e0;  1 drivers
v000001eb390a9d00_0 .net *"_ivl_98", 31 0, L_000001eb390ac2b0;  1 drivers
v000001eb390a9440_0 .net "adderResult", 31 0, L_000001eb390abf90;  1 drivers
v000001eb390a96c0_0 .net "address", 31 0, L_000001eb390ab950;  1 drivers
v000001eb390aa200_0 .net "clk", 0 0, L_000001eb390ac740;  alias, 1 drivers
v000001eb390a8a40_0 .var "cycles_consumed", 31 0;
v000001eb390a8860_0 .net "extImm", 31 0, L_000001eb39161a50;  1 drivers
v000001eb390a9800_0 .net "funct", 5 0, L_000001eb390abb30;  1 drivers
v000001eb390a9260_0 .net "hlt", 0 0, v000001eb39077680_0;  1 drivers
v000001eb390a8e00_0 .net "imm", 15 0, L_000001eb390ab770;  1 drivers
v000001eb390a9940_0 .net "immediate", 31 0, L_000001eb39162770;  1 drivers
v000001eb390a8ea0_0 .net "input_clk", 0 0, v000001eb390aa020_0;  1 drivers
v000001eb390a99e0_0 .net "instruction", 31 0, L_000001eb390ac210;  1 drivers
v000001eb390a9300_0 .net "memoryReadData", 31 0, v000001eb39102b00_0;  1 drivers
v000001eb390a98a0_0 .net "nextPC", 31 0, L_000001eb390ab090;  1 drivers
v000001eb390aa520_0 .net "opcode", 5 0, L_000001eb390ac530;  1 drivers
v000001eb390a8720_0 .net "rd", 4 0, L_000001eb390aaeb0;  1 drivers
v000001eb390aa480_0 .net "readData1", 31 0, L_000001eb390acc80;  1 drivers
v000001eb390aa0c0_0 .net "readData1_w", 31 0, L_000001eb39161eb0;  1 drivers
v000001eb390a9a80_0 .net "readData2", 31 0, L_000001eb390ad4d0;  1 drivers
v000001eb390a8900_0 .net "regs0", 31 0, L_000001eb390ac900;  alias, 1 drivers
v000001eb390a94e0_0 .net "regs1", 31 0, L_000001eb390ad230;  alias, 1 drivers
v000001eb390a9b20_0 .net "regs2", 31 0, L_000001eb390ad5b0;  alias, 1 drivers
v000001eb390aa340_0 .net "regs3", 31 0, L_000001eb390ad2a0;  alias, 1 drivers
v000001eb390a9e40_0 .net "regs4", 31 0, L_000001eb390acac0;  alias, 1 drivers
v000001eb390aa5c0_0 .net "regs5", 31 0, L_000001eb390acf20;  alias, 1 drivers
v000001eb390aa160_0 .net "rs", 4 0, L_000001eb390aa870;  1 drivers
v000001eb390a8f40_0 .net "rst", 0 0, v000001eb390ab310_0;  1 drivers
v000001eb390a87c0_0 .net "rt", 4 0, L_000001eb390ab1d0;  1 drivers
v000001eb390a9bc0_0 .net "shamt", 31 0, L_000001eb390ab810;  1 drivers
v000001eb390a9f80_0 .net "wire_instruction", 31 0, L_000001eb390acc10;  1 drivers
v000001eb390a9c60_0 .net "writeData", 31 0, L_000001eb391626d0;  1 drivers
v000001eb390aa3e0_0 .net "zero", 0 0, L_000001eb391610f0;  1 drivers
L_000001eb390ab630 .part L_000001eb390ac210, 26, 6;
L_000001eb390ac530 .functor MUXZ 6, L_000001eb390ab630, L_000001eb39104df8, L_000001eb390ac820, C4<>;
L_000001eb390aa7d0 .cmp/eq 6, L_000001eb390ac530, L_000001eb39104e88;
L_000001eb390ab3b0 .part L_000001eb390ac210, 11, 5;
L_000001eb390aae10 .functor MUXZ 5, L_000001eb390ab3b0, L_000001eb39104ed0, L_000001eb390aa7d0, C4<>;
L_000001eb390aaeb0 .functor MUXZ 5, L_000001eb390aae10, L_000001eb39104e40, L_000001eb390ad540, C4<>;
L_000001eb390ab6d0 .part L_000001eb390ac210, 21, 5;
L_000001eb390aa870 .functor MUXZ 5, L_000001eb390ab6d0, L_000001eb39104f18, L_000001eb390acdd0, C4<>;
L_000001eb390aaf50 .part L_000001eb390ac210, 16, 5;
L_000001eb390ab1d0 .functor MUXZ 5, L_000001eb390aaf50, L_000001eb39104f60, L_000001eb390ad620, C4<>;
L_000001eb390abd10 .part L_000001eb390ac210, 0, 16;
L_000001eb390ab770 .functor MUXZ 16, L_000001eb390abd10, L_000001eb39104fa8, L_000001eb390ad150, C4<>;
L_000001eb390ab590 .part L_000001eb390ac210, 6, 5;
L_000001eb390ac490 .concat [ 5 32 0 0], L_000001eb390ab590, L_000001eb39105038;
L_000001eb390abdb0 .functor MUXZ 37, L_000001eb390ac490, L_000001eb39104ff0, L_000001eb390aca50, C4<>;
L_000001eb390ab810 .part L_000001eb390abdb0, 0, 32;
L_000001eb390ab9f0 .part L_000001eb390ac210, 0, 6;
L_000001eb390abb30 .functor MUXZ 6, L_000001eb390ab9f0, L_000001eb39105080, L_000001eb390ad070, C4<>;
L_000001eb390ab8b0 .part L_000001eb390ac210, 0, 26;
L_000001eb390abe50 .concat [ 26 32 0 0], L_000001eb390ab8b0, L_000001eb39105110;
L_000001eb390ab450 .functor MUXZ 58, L_000001eb390abe50, L_000001eb391050c8, L_000001eb390ace40, C4<>;
L_000001eb390ab950 .part L_000001eb390ab450, 0, 32;
L_000001eb390aba90 .arith/sum 32, v000001eb39103780_0, L_000001eb39105158;
L_000001eb390abbd0 .cmp/eq 6, L_000001eb390ac530, L_000001eb391051a0;
L_000001eb390aa9b0 .cmp/eq 6, L_000001eb390ac530, L_000001eb391051e8;
L_000001eb390ac2b0 .concat [ 6 26 0 0], L_000001eb390ac530, L_000001eb39105230;
L_000001eb390ab4f0 .cmp/eq 32, L_000001eb390ac2b0, L_000001eb39105278;
L_000001eb390aaff0 .cmp/eq 6, L_000001eb390abb30, L_000001eb391052c0;
L_000001eb390abc70 .part L_000001eb390ab770, 0, 10;
L_000001eb390aaa50 .concat [ 10 22 0 0], L_000001eb390abc70, L_000001eb39105308;
L_000001eb390abef0 .arith/sum 32, v000001eb39103780_0, L_000001eb390aaa50;
L_000001eb390ac350 .functor MUXZ 32, L_000001eb390abef0, L_000001eb390acc80, L_000001eb390aceb0, C4<>;
L_000001eb390abf90 .functor MUXZ 32, L_000001eb390ac350, L_000001eb390ab950, L_000001eb390ad0e0, C4<>;
L_000001eb390ac210 .functor MUXZ 32, L_000001eb390acc10, L_000001eb39105398, L_000001eb390ac7b0, C4<>;
L_000001eb390aab90 .cmp/eq 6, L_000001eb390ac530, L_000001eb39105470;
L_000001eb390aac30 .cmp/eq 6, L_000001eb390ac530, L_000001eb391054b8;
L_000001eb390aacd0 .cmp/eq 6, L_000001eb390ac530, L_000001eb39105500;
L_000001eb390aad70 .concat [ 16 16 0 0], L_000001eb390ab770, L_000001eb39105548;
L_000001eb390ab130 .part L_000001eb390ab770, 15, 1;
LS_000001eb390ab270_0_0 .concat [ 1 1 1 1], L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130;
LS_000001eb390ab270_0_4 .concat [ 1 1 1 1], L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130;
LS_000001eb390ab270_0_8 .concat [ 1 1 1 1], L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130;
LS_000001eb390ab270_0_12 .concat [ 1 1 1 1], L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130, L_000001eb390ab130;
L_000001eb390ab270 .concat [ 4 4 4 4], LS_000001eb390ab270_0_0, LS_000001eb390ab270_0_4, LS_000001eb390ab270_0_8, LS_000001eb390ab270_0_12;
L_000001eb39161910 .concat [ 16 16 0 0], L_000001eb390ab770, L_000001eb390ab270;
L_000001eb39161a50 .functor MUXZ 32, L_000001eb39161910, L_000001eb390aad70, L_000001eb390ad3f0, C4<>;
L_000001eb39162c70 .concat [ 6 26 0 0], L_000001eb390ac530, L_000001eb39105590;
L_000001eb39162950 .cmp/eq 32, L_000001eb39162c70, L_000001eb391055d8;
L_000001eb39161730 .cmp/eq 6, L_000001eb390abb30, L_000001eb39105620;
L_000001eb39161e10 .cmp/eq 6, L_000001eb390abb30, L_000001eb39105668;
L_000001eb39160f10 .cmp/eq 6, L_000001eb390ac530, L_000001eb391056b0;
L_000001eb391614b0 .functor MUXZ 32, L_000001eb39161a50, L_000001eb391056f8, L_000001eb39160f10, C4<>;
L_000001eb39162770 .functor MUXZ 32, L_000001eb391614b0, L_000001eb390ab810, L_000001eb390ad460, C4<>;
L_000001eb39161550 .concat [ 6 26 0 0], L_000001eb390ac530, L_000001eb39105740;
L_000001eb391629f0 .cmp/eq 32, L_000001eb39161550, L_000001eb39105788;
L_000001eb39162bd0 .cmp/eq 6, L_000001eb390abb30, L_000001eb391057d0;
L_000001eb39162270 .cmp/eq 6, L_000001eb390abb30, L_000001eb39105818;
L_000001eb39160e70 .cmp/eq 6, L_000001eb390ac530, L_000001eb39105860;
L_000001eb39161f50 .functor MUXZ 32, L_000001eb390acc80, v000001eb39103780_0, L_000001eb39160e70, C4<>;
L_000001eb39161eb0 .functor MUXZ 32, L_000001eb39161f50, L_000001eb390ad4d0, L_000001eb390acba0, C4<>;
L_000001eb39162a90 .part v000001eb39103be0_0, 0, 8;
S_000001eb39010490 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eb39070630 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eb390ac970 .functor NOT 1, v000001eb39076aa0_0, C4<0>, C4<0>, C4<0>;
v000001eb39076a00_0 .net *"_ivl_0", 0 0, L_000001eb390ac970;  1 drivers
v000001eb39075ba0_0 .net "in1", 31 0, L_000001eb390ad4d0;  alias, 1 drivers
v000001eb39075ce0_0 .net "in2", 31 0, L_000001eb39162770;  alias, 1 drivers
v000001eb39076e60_0 .net "out", 31 0, L_000001eb39161050;  alias, 1 drivers
v000001eb39077180_0 .net "s", 0 0, v000001eb39076aa0_0;  alias, 1 drivers
L_000001eb39161050 .functor MUXZ 32, L_000001eb39162770, L_000001eb390ad4d0, L_000001eb390ac970, C4<>;
S_000001eb3900d5a0 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001eb390a10d0 .param/l "RType" 0 4 9, C4<000000>;
P_000001eb390a1108 .param/l "add" 0 4 12, C4<100000>;
P_000001eb390a1140 .param/l "addi" 0 4 15, C4<001000>;
P_000001eb390a1178 .param/l "addu" 0 4 12, C4<100001>;
P_000001eb390a11b0 .param/l "and_" 0 4 12, C4<100100>;
P_000001eb390a11e8 .param/l "andi" 0 4 15, C4<001100>;
P_000001eb390a1220 .param/l "beq" 0 4 17, C4<000100>;
P_000001eb390a1258 .param/l "bne" 0 4 17, C4<000101>;
P_000001eb390a1290 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001eb390a12c8 .param/l "j" 0 4 19, C4<000010>;
P_000001eb390a1300 .param/l "jal" 0 4 19, C4<000011>;
P_000001eb390a1338 .param/l "jr" 0 4 13, C4<001000>;
P_000001eb390a1370 .param/l "lw" 0 4 15, C4<100011>;
P_000001eb390a13a8 .param/l "nor_" 0 4 12, C4<100111>;
P_000001eb390a13e0 .param/l "or_" 0 4 12, C4<100101>;
P_000001eb390a1418 .param/l "ori" 0 4 15, C4<001101>;
P_000001eb390a1450 .param/l "sgt" 0 4 13, C4<101011>;
P_000001eb390a1488 .param/l "sll" 0 4 13, C4<000000>;
P_000001eb390a14c0 .param/l "slt" 0 4 12, C4<101010>;
P_000001eb390a14f8 .param/l "slti" 0 4 15, C4<101010>;
P_000001eb390a1530 .param/l "srl" 0 4 13, C4<000010>;
P_000001eb390a1568 .param/l "sub" 0 4 12, C4<100010>;
P_000001eb390a15a0 .param/l "subu" 0 4 12, C4<100011>;
P_000001eb390a15d8 .param/l "sw" 0 4 15, C4<101011>;
P_000001eb390a1610 .param/l "xor_" 0 4 12, C4<100110>;
P_000001eb390a1648 .param/l "xori" 0 4 15, C4<001110>;
v000001eb39076500_0 .var "ALUOp", 3 0;
v000001eb39076aa0_0 .var "ALUSrc", 0 0;
v000001eb39076b40_0 .var "MemReadEn", 0 0;
v000001eb390772c0_0 .var "MemWriteEn", 0 0;
v000001eb39075c40_0 .var "MemtoReg", 0 0;
v000001eb39077220_0 .var "RegDst", 0 0;
v000001eb39075d80_0 .var "RegWriteEn", 0 0;
v000001eb39076c80_0 .net "funct", 5 0, L_000001eb390abb30;  alias, 1 drivers
v000001eb39077680_0 .var "hlt", 0 0;
v000001eb39077400_0 .net "opcode", 5 0, L_000001eb390ac530;  alias, 1 drivers
v000001eb390761e0_0 .net "rst", 0 0, v000001eb390ab310_0;  alias, 1 drivers
E_000001eb39070470 .event anyedge, v000001eb390761e0_0, v000001eb39077400_0, v000001eb39076c80_0;
S_000001eb3900d730 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001eb390acc10 .functor BUFZ 32, L_000001eb390ac030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb39076fa0 .array "InstMem", 0 1023, 31 0;
v000001eb39076d20_0 .net *"_ivl_0", 31 0, L_000001eb390ac030;  1 drivers
v000001eb39076140_0 .net *"_ivl_3", 9 0, L_000001eb390ac0d0;  1 drivers
v000001eb39076280_0 .net *"_ivl_4", 11 0, L_000001eb390ac170;  1 drivers
L_000001eb39105350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb39076320_0 .net *"_ivl_7", 1 0, L_000001eb39105350;  1 drivers
v000001eb390774a0_0 .net "address", 31 0, v000001eb39103780_0;  alias, 1 drivers
v000001eb390763c0_0 .net "q", 31 0, L_000001eb390acc10;  alias, 1 drivers
L_000001eb390ac030 .array/port v000001eb39076fa0, L_000001eb390ac170;
L_000001eb390ac0d0 .part v000001eb39103780_0, 0, 10;
L_000001eb390ac170 .concat [ 10 2 0 0], L_000001eb390ac0d0, L_000001eb39105350;
S_000001eb390be010 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eb39070030 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eb390ad380 .functor NOT 1, v000001eb39103460_0, C4<0>, C4<0>, C4<0>;
v000001eb39077540_0 .net *"_ivl_0", 0 0, L_000001eb390ad380;  1 drivers
v000001eb390777c0_0 .net "in1", 31 0, L_000001eb390aba90;  alias, 1 drivers
v000001eb390775e0_0 .net "in2", 31 0, L_000001eb390abf90;  alias, 1 drivers
v000001eb39077860_0 .net "out", 31 0, L_000001eb390ab090;  alias, 1 drivers
v000001eb390759c0_0 .net "s", 0 0, v000001eb39103460_0;  alias, 1 drivers
L_000001eb390ab090 .functor MUXZ 32, L_000001eb390abf90, L_000001eb390aba90, L_000001eb390ad380, C4<>;
S_000001eb390be1a0 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001eb390acc80 .functor BUFZ 32, L_000001eb390ac5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb390ad4d0 .functor BUFZ 32, L_000001eb390aa910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_1 .array/port v000001eb391027e0, 1;
L_000001eb390ac900 .functor BUFZ 32, v000001eb391027e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_2 .array/port v000001eb391027e0, 2;
L_000001eb390ad230 .functor BUFZ 32, v000001eb391027e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_3 .array/port v000001eb391027e0, 3;
L_000001eb390ad5b0 .functor BUFZ 32, v000001eb391027e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_4 .array/port v000001eb391027e0, 4;
L_000001eb390ad2a0 .functor BUFZ 32, v000001eb391027e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_5 .array/port v000001eb391027e0, 5;
L_000001eb390acac0 .functor BUFZ 32, v000001eb391027e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb391027e0_6 .array/port v000001eb391027e0, 6;
L_000001eb390acf20 .functor BUFZ 32, v000001eb391027e0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb39075ec0_0 .net *"_ivl_0", 31 0, L_000001eb390ac5d0;  1 drivers
v000001eb39075f60_0 .net *"_ivl_10", 6 0, L_000001eb390aaaf0;  1 drivers
L_000001eb39105428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb39076000_0 .net *"_ivl_13", 1 0, L_000001eb39105428;  1 drivers
v000001eb39058dd0_0 .net *"_ivl_2", 6 0, L_000001eb390aa730;  1 drivers
L_000001eb391053e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb39059690_0 .net *"_ivl_5", 1 0, L_000001eb391053e0;  1 drivers
v000001eb39103a00_0 .net *"_ivl_8", 31 0, L_000001eb390aa910;  1 drivers
v000001eb39103f00_0 .net "clk", 0 0, L_000001eb390ac740;  alias, 1 drivers
v000001eb39103320_0 .var/i "i", 31 0;
v000001eb391030a0_0 .net "readData1", 31 0, L_000001eb390acc80;  alias, 1 drivers
v000001eb39102100_0 .net "readData2", 31 0, L_000001eb390ad4d0;  alias, 1 drivers
v000001eb39102d80_0 .net "readRegister1", 4 0, L_000001eb390aa870;  alias, 1 drivers
v000001eb39102420_0 .net "readRegister2", 4 0, L_000001eb390ab1d0;  alias, 1 drivers
v000001eb391027e0 .array "registers", 31 0, 31 0;
v000001eb39103aa0_0 .net "regs0", 31 0, L_000001eb390ac900;  alias, 1 drivers
v000001eb391038c0_0 .net "regs1", 31 0, L_000001eb390ad230;  alias, 1 drivers
v000001eb39102880_0 .net "regs2", 31 0, L_000001eb390ad5b0;  alias, 1 drivers
v000001eb39102c40_0 .net "regs3", 31 0, L_000001eb390ad2a0;  alias, 1 drivers
v000001eb39103d20_0 .net "regs4", 31 0, L_000001eb390acac0;  alias, 1 drivers
v000001eb39103820_0 .net "regs5", 31 0, L_000001eb390acf20;  alias, 1 drivers
v000001eb39103dc0_0 .net "rst", 0 0, v000001eb390ab310_0;  alias, 1 drivers
v000001eb39102920_0 .net "we", 0 0, v000001eb39075d80_0;  alias, 1 drivers
v000001eb39103b40_0 .net "writeData", 31 0, L_000001eb391626d0;  alias, 1 drivers
v000001eb391021a0_0 .net "writeRegister", 4 0, L_000001eb390ac3f0;  alias, 1 drivers
E_000001eb3906ff70/0 .event negedge, v000001eb390761e0_0;
E_000001eb3906ff70/1 .event posedge, v000001eb39103f00_0;
E_000001eb3906ff70 .event/or E_000001eb3906ff70/0, E_000001eb3906ff70/1;
L_000001eb390ac5d0 .array/port v000001eb391027e0, L_000001eb390aa730;
L_000001eb390aa730 .concat [ 5 2 0 0], L_000001eb390aa870, L_000001eb391053e0;
L_000001eb390aa910 .array/port v000001eb391027e0, L_000001eb390aaaf0;
L_000001eb390aaaf0 .concat [ 5 2 0 0], L_000001eb390ab1d0, L_000001eb39105428;
S_000001eb3903da10 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001eb390be1a0;
 .timescale 0 0;
v000001eb39075e20_0 .var/i "i", 31 0;
S_000001eb3903dba0 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001eb390704f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001eb390ac890 .functor NOT 1, v000001eb39077220_0, C4<0>, C4<0>, C4<0>;
v000001eb39103e60_0 .net *"_ivl_0", 0 0, L_000001eb390ac890;  1 drivers
v000001eb39103500_0 .net "in1", 4 0, L_000001eb390ab1d0;  alias, 1 drivers
v000001eb39102f60_0 .net "in2", 4 0, L_000001eb390aaeb0;  alias, 1 drivers
v000001eb39103140_0 .net "out", 4 0, L_000001eb390ac3f0;  alias, 1 drivers
v000001eb39102ce0_0 .net "s", 0 0, v000001eb39077220_0;  alias, 1 drivers
L_000001eb390ac3f0 .functor MUXZ 5, L_000001eb390aaeb0, L_000001eb390ab1d0, L_000001eb390ac890, C4<>;
S_000001eb38ff6af0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eb3906feb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eb390accf0 .functor NOT 1, v000001eb39075c40_0, C4<0>, C4<0>, C4<0>;
v000001eb39102060_0 .net *"_ivl_0", 0 0, L_000001eb390accf0;  1 drivers
v000001eb39102380_0 .net "in1", 31 0, v000001eb39103be0_0;  alias, 1 drivers
v000001eb39103000_0 .net "in2", 31 0, v000001eb39102b00_0;  alias, 1 drivers
v000001eb391031e0_0 .net "out", 31 0, L_000001eb391626d0;  alias, 1 drivers
v000001eb39103280_0 .net "s", 0 0, v000001eb39075c40_0;  alias, 1 drivers
L_000001eb391626d0 .functor MUXZ 32, v000001eb39102b00_0, v000001eb39103be0_0, L_000001eb390accf0, C4<>;
S_000001eb38ff6c80 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001eb39023580 .param/l "ADD" 0 9 12, C4<0000>;
P_000001eb390235b8 .param/l "AND" 0 9 12, C4<0010>;
P_000001eb390235f0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001eb39023628 .param/l "OR" 0 9 12, C4<0011>;
P_000001eb39023660 .param/l "SGT" 0 9 12, C4<0111>;
P_000001eb39023698 .param/l "SLL" 0 9 12, C4<1000>;
P_000001eb390236d0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001eb39023708 .param/l "SRL" 0 9 12, C4<1001>;
P_000001eb39023740 .param/l "SUB" 0 9 12, C4<0001>;
P_000001eb39023778 .param/l "XOR" 0 9 12, C4<0100>;
P_000001eb390237b0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001eb390237e8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001eb391058a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb39102ba0_0 .net/2u *"_ivl_0", 31 0, L_000001eb391058a8;  1 drivers
v000001eb39103960_0 .net "opSel", 3 0, v000001eb39076500_0;  alias, 1 drivers
v000001eb39102560_0 .net "operand1", 31 0, L_000001eb39161eb0;  alias, 1 drivers
v000001eb391035a0_0 .net "operand2", 31 0, L_000001eb39161050;  alias, 1 drivers
v000001eb39103be0_0 .var "result", 31 0;
v000001eb39102e20_0 .net "zero", 0 0, L_000001eb391610f0;  alias, 1 drivers
E_000001eb39070530 .event anyedge, v000001eb39076500_0, v000001eb39102560_0, v000001eb39076e60_0;
L_000001eb391610f0 .cmp/eq 32, v000001eb39103be0_0, L_000001eb391058a8;
S_000001eb39023830 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001eb39104020 .param/l "RType" 0 4 9, C4<000000>;
P_000001eb39104058 .param/l "add" 0 4 12, C4<100000>;
P_000001eb39104090 .param/l "addi" 0 4 15, C4<001000>;
P_000001eb391040c8 .param/l "addu" 0 4 12, C4<100001>;
P_000001eb39104100 .param/l "and_" 0 4 12, C4<100100>;
P_000001eb39104138 .param/l "andi" 0 4 15, C4<001100>;
P_000001eb39104170 .param/l "beq" 0 4 17, C4<000100>;
P_000001eb391041a8 .param/l "bne" 0 4 17, C4<000101>;
P_000001eb391041e0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001eb39104218 .param/l "j" 0 4 19, C4<000010>;
P_000001eb39104250 .param/l "jal" 0 4 19, C4<000011>;
P_000001eb39104288 .param/l "jr" 0 4 13, C4<001000>;
P_000001eb391042c0 .param/l "lw" 0 4 15, C4<100011>;
P_000001eb391042f8 .param/l "nor_" 0 4 12, C4<100111>;
P_000001eb39104330 .param/l "or_" 0 4 12, C4<100101>;
P_000001eb39104368 .param/l "ori" 0 4 15, C4<001101>;
P_000001eb391043a0 .param/l "sgt" 0 4 13, C4<101011>;
P_000001eb391043d8 .param/l "sll" 0 4 13, C4<000000>;
P_000001eb39104410 .param/l "slt" 0 4 12, C4<101010>;
P_000001eb39104448 .param/l "slti" 0 4 15, C4<101010>;
P_000001eb39104480 .param/l "srl" 0 4 13, C4<000010>;
P_000001eb391044b8 .param/l "sub" 0 4 12, C4<100010>;
P_000001eb391044f0 .param/l "subu" 0 4 12, C4<100011>;
P_000001eb39104528 .param/l "sw" 0 4 15, C4<101011>;
P_000001eb39104560 .param/l "xor_" 0 4 12, C4<100110>;
P_000001eb39104598 .param/l "xori" 0 4 15, C4<001110>;
v000001eb39103460_0 .var "PCsrc", 0 0;
v000001eb391029c0_0 .net "funct", 5 0, L_000001eb390abb30;  alias, 1 drivers
v000001eb39102240_0 .net "opcode", 5 0, L_000001eb390ac530;  alias, 1 drivers
v000001eb391033c0_0 .net "operand1", 31 0, L_000001eb390acc80;  alias, 1 drivers
v000001eb391022e0_0 .net "operand2", 31 0, L_000001eb39161050;  alias, 1 drivers
v000001eb39103c80_0 .net "rst", 0 0, v000001eb390ab310_0;  alias, 1 drivers
E_000001eb3906fd30/0 .event anyedge, v000001eb390761e0_0, v000001eb39077400_0, v000001eb391030a0_0, v000001eb39076e60_0;
E_000001eb3906fd30/1 .event anyedge, v000001eb39076c80_0;
E_000001eb3906fd30 .event/or E_000001eb3906fd30/0, E_000001eb3906fd30/1;
S_000001eb3901d820 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001eb391024c0_0 .net "address", 7 0, L_000001eb39162a90;  1 drivers
v000001eb39102600_0 .net "clock", 0 0, L_000001eb390ac740;  alias, 1 drivers
v000001eb391026a0_0 .net "data", 31 0, L_000001eb390ad4d0;  alias, 1 drivers
v000001eb39102740 .array "data_mem", 0 1023, 31 0;
v000001eb39102a60_0 .var/i "i", 31 0;
v000001eb39102b00_0 .var "q", 31 0;
v000001eb39102ec0_0 .net "rden", 0 0, v000001eb39076b40_0;  alias, 1 drivers
v000001eb39103640_0 .net "wren", 0 0, v000001eb390772c0_0;  alias, 1 drivers
E_000001eb3906fb70 .event negedge, v000001eb39103f00_0;
S_000001eb3901d9b0 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_000001eb39010300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001eb390707f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001eb391036e0_0 .net "PCin", 31 0, L_000001eb390ab090;  alias, 1 drivers
v000001eb39103780_0 .var "PCout", 31 0;
v000001eb390a3c90_0 .net "clk", 0 0, L_000001eb390ac740;  alias, 1 drivers
v000001eb390a3ab0_0 .net "rst", 0 0, v000001eb390ab310_0;  alias, 1 drivers
    .scope S_000001eb39023830;
T_0 ;
    %wait E_000001eb3906fd30;
    %load/vec4 v000001eb39103c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb39103460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eb39102240_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001eb391033c0_0;
    %load/vec4 v000001eb391022e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001eb39102240_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000001eb391033c0_0;
    %load/vec4 v000001eb391022e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001eb39102240_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001eb39102240_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001eb39102240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001eb391029c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39103460_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb39103460_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eb3901d9b0;
T_1 ;
    %wait E_000001eb3906ff70;
    %load/vec4 v000001eb390a3ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eb39103780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eb391036e0_0;
    %assign/vec4 v000001eb39103780_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eb3900d730;
T_2 ;
    %end;
    .thread T_2;
    .scope S_000001eb3900d5a0;
T_3 ;
    %wait E_000001eb39070470;
    %load/vec4 v000001eb390761e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001eb39077680_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eb390772c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eb39075c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eb39076b40_0, 0;
    %assign/vec4 v000001eb39077220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001eb39077680_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001eb39076500_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001eb39076aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eb39075d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eb390772c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eb39075c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eb39076b40_0, 0, 1;
    %store/vec4 v000001eb39077220_0, 0, 1;
    %load/vec4 v000001eb39077400_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39077680_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39077220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %load/vec4 v000001eb39076c80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39077220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb39077220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39075c40_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb390772c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb39076aa0_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eb39076500_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eb390be1a0;
T_4 ;
    %wait E_000001eb3906ff70;
    %fork t_1, S_000001eb3903da10;
    %jmp t_0;
    .scope S_000001eb3903da10;
t_1 ;
    %load/vec4 v000001eb39103dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb39075e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eb39075e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eb39075e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb391027e0, 0, 4;
    %load/vec4 v000001eb39075e20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb39075e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eb39102920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001eb39103b40_0;
    %load/vec4 v000001eb391021a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb391027e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb391027e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001eb390be1a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eb390be1a0;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb39103320_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eb39103320_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000001eb39103320_0;
    %load/vec4a v000001eb391027e0, 4;
    %ix/getv/s 4, v000001eb39103320_0;
    %load/vec4a v000001eb391027e0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001eb39103320_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001eb39103320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb39103320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eb38ff6c80;
T_6 ;
    %wait E_000001eb39070530;
    %load/vec4 v000001eb39103960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %add;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %sub;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %and;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %or;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %xor;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %or;
    %inv;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001eb39102560_0;
    %load/vec4 v000001eb391035a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001eb391035a0_0;
    %load/vec4 v000001eb39102560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001eb39102560_0;
    %ix/getv 4, v000001eb391035a0_0;
    %shiftl 4;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001eb39102560_0;
    %ix/getv 4, v000001eb391035a0_0;
    %shiftr 4;
    %assign/vec4 v000001eb39103be0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001eb3901d820;
T_7 ;
    %wait E_000001eb3906fb70;
    %load/vec4 v000001eb39102ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001eb391024c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001eb39102740, 4;
    %assign/vec4 v000001eb39102b00_0, 0;
T_7.0 ;
    %load/vec4 v000001eb39103640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001eb391026a0_0;
    %load/vec4 v000001eb391024c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb39102740, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eb3901d820;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb39102a60_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001eb39102a60_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001eb39102a60_0;
    %load/vec4a v000001eb39102740, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000001eb39102a60_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001eb39102a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb39102a60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001eb39010300;
T_9 ;
    %wait E_000001eb3906ff70;
    %load/vec4 v000001eb390a8f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb390a8a40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001eb390a8a40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eb390a8a40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001eb390839d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb390aa020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb390ab310_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001eb390839d0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000001eb390aa020_0;
    %inv;
    %assign/vec4 v000001eb390aa020_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001eb390839d0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb390ab310_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb390ab310_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001eb390a8b80_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
