|Lab_1_SoPC
oUART_TXD <= NIOS_System_1:inst.txd_from_the_uart
iCLK_50 => NIOS_System_1:inst.clk
iKEY[0] => NIOS_System_1:inst.reset_n
iKEY[1] => NIOS_System_1:inst.in_port_to_the_KEYS[0]
iKEY[2] => NIOS_System_1:inst.in_port_to_the_KEYS[1]
iKEY[3] => NIOS_System_1:inst.in_port_to_the_KEYS[2]
iUART_RXD => NIOS_System_1:inst.rxd_to_the_uart
iSW[0] => NIOS_System_1:inst.in_port_to_the_SWITCHS[0]
iSW[1] => NIOS_System_1:inst.in_port_to_the_SWITCHS[1]
iSW[2] => NIOS_System_1:inst.in_port_to_the_SWITCHS[2]
iSW[3] => NIOS_System_1:inst.in_port_to_the_SWITCHS[3]
iSW[4] => NIOS_System_1:inst.in_port_to_the_SWITCHS[4]
iSW[5] => NIOS_System_1:inst.in_port_to_the_SWITCHS[5]
iSW[6] => NIOS_System_1:inst.in_port_to_the_SWITCHS[6]
iSW[7] => NIOS_System_1:inst.in_port_to_the_SWITCHS[7]
iSW[8] => NIOS_System_1:inst.in_port_to_the_SWITCHS[8]
iSW[9] => NIOS_System_1:inst.in_port_to_the_SWITCHS[9]
iSW[10] => NIOS_System_1:inst.in_port_to_the_SWITCHS[10]
iSW[11] => NIOS_System_1:inst.in_port_to_the_SWITCHS[11]
iSW[12] => NIOS_System_1:inst.in_port_to_the_SWITCHS[12]
iSW[13] => NIOS_System_1:inst.in_port_to_the_SWITCHS[13]
iSW[14] => NIOS_System_1:inst.in_port_to_the_SWITCHS[14]
iSW[15] => NIOS_System_1:inst.in_port_to_the_SWITCHS[15]
iSW[16] => NIOS_System_1:inst.in_port_to_the_SWITCHS[16]
iSW[17] => NIOS_System_1:inst.in_port_to_the_SWITCHS[17]
LCD_D[0] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[0]
LCD_D[1] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[1]
LCD_D[2] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[2]
LCD_D[3] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[3]
LCD_D[4] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[4]
LCD_D[5] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[5]
LCD_D[6] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[6]
LCD_D[7] <= NIOS_System_1:inst.LCD_data_to_and_from_the_lcd[7]
oLCD_EN <= NIOS_System_1:inst.LCD_E_from_the_lcd
oLCD_RS <= NIOS_System_1:inst.LCD_RS_from_the_lcd
oLCD_RW <= NIOS_System_1:inst.LCD_RW_from_the_lcd
oLCD_ON <= <VCC>
oLCD_BLON <= <VCC>
oHEX0_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX0[0]
oHEX0_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX0[1]
oHEX0_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX0[2]
oHEX0_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX0[3]
oHEX0_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX0[4]
oHEX0_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX0[5]
oHEX0_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX0[6]
oHEX1_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX1[0]
oHEX1_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX1[1]
oHEX1_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX1[2]
oHEX1_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX1[3]
oHEX1_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX1[4]
oHEX1_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX1[5]
oHEX1_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX1[6]
oHEX2_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX2[0]
oHEX2_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX2[1]
oHEX2_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX2[2]
oHEX2_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX2[3]
oHEX2_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX2[4]
oHEX2_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX2[5]
oHEX2_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX2[6]
oHEX3_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX3[0]
oHEX3_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX3[1]
oHEX3_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX3[2]
oHEX3_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX3[3]
oHEX3_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX3[4]
oHEX3_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX3[5]
oHEX3_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX3[6]
oHEX4_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[0]
oHEX4_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[1]
oHEX4_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[2]
oHEX4_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[3]
oHEX4_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[4]
oHEX4_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[5]
oHEX4_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[6]
oHEX5_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[7]
oHEX5_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[8]
oHEX5_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[9]
oHEX5_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[10]
oHEX5_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[11]
oHEX5_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[12]
oHEX5_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[13]
oHEX6_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[14]
oHEX6_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[15]
oHEX6_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[16]
oHEX6_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[17]
oHEX6_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[18]
oHEX6_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[19]
oHEX6_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[20]
oHEX7_D[0] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[21]
oHEX7_D[1] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[22]
oHEX7_D[2] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[23]
oHEX7_D[3] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[24]
oHEX7_D[4] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[25]
oHEX7_D[5] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[26]
oHEX7_D[6] <= NIOS_System_1:inst.out_port_from_the_HEX4_to_HEX7[27]
oLEDG[0] <= NIOS_System_1:inst.out_port_from_the_LED_G[0]
oLEDG[1] <= NIOS_System_1:inst.out_port_from_the_LED_G[1]
oLEDG[2] <= NIOS_System_1:inst.out_port_from_the_LED_G[2]
oLEDG[3] <= NIOS_System_1:inst.out_port_from_the_LED_G[3]
oLEDG[4] <= NIOS_System_1:inst.out_port_from_the_LED_G[4]
oLEDG[5] <= NIOS_System_1:inst.out_port_from_the_LED_G[5]
oLEDG[6] <= NIOS_System_1:inst.out_port_from_the_LED_G[6]
oLEDG[7] <= NIOS_System_1:inst.out_port_from_the_LED_G[7]
oLEDR[0] <= NIOS_System_1:inst.out_port_from_the_LED_R[0]
oLEDR[1] <= NIOS_System_1:inst.out_port_from_the_LED_R[1]
oLEDR[2] <= NIOS_System_1:inst.out_port_from_the_LED_R[2]
oLEDR[3] <= NIOS_System_1:inst.out_port_from_the_LED_R[3]
oLEDR[4] <= NIOS_System_1:inst.out_port_from_the_LED_R[4]
oLEDR[5] <= NIOS_System_1:inst.out_port_from_the_LED_R[5]
oLEDR[6] <= NIOS_System_1:inst.out_port_from_the_LED_R[6]
oLEDR[7] <= NIOS_System_1:inst.out_port_from_the_LED_R[7]
oLEDR[8] <= NIOS_System_1:inst.out_port_from_the_LED_R[8]
oLEDR[9] <= NIOS_System_1:inst.out_port_from_the_LED_R[9]
oLEDR[10] <= NIOS_System_1:inst.out_port_from_the_LED_R[10]
oLEDR[11] <= NIOS_System_1:inst.out_port_from_the_LED_R[11]
oLEDR[12] <= NIOS_System_1:inst.out_port_from_the_LED_R[12]
oLEDR[13] <= NIOS_System_1:inst.out_port_from_the_LED_R[13]
oLEDR[14] <= NIOS_System_1:inst.out_port_from_the_LED_R[14]
oLEDR[15] <= NIOS_System_1:inst.out_port_from_the_LED_R[15]
oLEDR[16] <= NIOS_System_1:inst.out_port_from_the_LED_R[16]
oLEDR[17] <= NIOS_System_1:inst.out_port_from_the_LED_R[17]


|Lab_1_SoPC|NIOS_System_1:inst
clk => NIOS_System_1_reset_clk_domain_synch_module:NIOS_System_1_reset_clk_domain_synch.clk
clk => uart:the_uart.clk
clk => uart_s1_arbitrator:the_uart_s1.clk
clk => sys_clk_timer:the_sys_clk_timer.clk
clk => sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1.clk
clk => lcd_control_slave_arbitrator:the_lcd_control_slave.clk
clk => jtag_uart:the_jtag_uart.clk
clk => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk => high_res_timer:the_high_res_timer.clk
clk => high_res_timer_s1_arbitrator:the_high_res_timer_s1.clk
clk => cpu:the_cpu.jtag_debug_module_clk
clk => cpu:the_cpu.clk
clk => cpu_instruction_master_arbitrator:the_cpu_instruction_master.clk
clk => cpu_data_master_arbitrator:the_cpu_data_master.clk
clk => cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module.clk
clk => SWITCHS:the_SWITCHS.clk
clk => SWITCHS_s1_arbitrator:the_SWITCHS_s1.clk
clk => LED_R:the_LED_R.clk
clk => LED_R_s1_arbitrator:the_LED_R_s1.clk
clk => LED_G:the_LED_G.clk
clk => LED_G_s1_arbitrator:the_LED_G_s1.clk
clk => KEYS:the_KEYS.clk
clk => KEYS_s1_arbitrator:the_KEYS_s1.clk
clk => HEX4_to_HEX7:the_HEX4_to_HEX7.clk
clk => HEX4_to_HEX7_s1_arbitrator:the_HEX4_to_HEX7_s1.clk
clk => HEX3:the_HEX3.clk
clk => HEX3_s1_arbitrator:the_HEX3_s1.clk
clk => HEX2:the_HEX2.clk
clk => HEX2_s1_arbitrator:the_HEX2_s1.clk
clk => HEX1:the_HEX1.clk
clk => HEX1_s1_arbitrator:the_HEX1_s1.clk
clk => HEX0:the_HEX0.clk
clk => HEX0_s1_arbitrator:the_HEX0_s1.clk
clk => CPU_MEM:the_CPU_MEM.clk
clk => CPU_MEM_s1_arbitrator:the_CPU_MEM_s1.clk
reset_n => reset_n_sources~0.IN1
out_port_from_the_HEX0[0] <= HEX0:the_HEX0.out_port[0]
out_port_from_the_HEX0[1] <= HEX0:the_HEX0.out_port[1]
out_port_from_the_HEX0[2] <= HEX0:the_HEX0.out_port[2]
out_port_from_the_HEX0[3] <= HEX0:the_HEX0.out_port[3]
out_port_from_the_HEX0[4] <= HEX0:the_HEX0.out_port[4]
out_port_from_the_HEX0[5] <= HEX0:the_HEX0.out_port[5]
out_port_from_the_HEX0[6] <= HEX0:the_HEX0.out_port[6]
out_port_from_the_HEX1[0] <= HEX1:the_HEX1.out_port[0]
out_port_from_the_HEX1[1] <= HEX1:the_HEX1.out_port[1]
out_port_from_the_HEX1[2] <= HEX1:the_HEX1.out_port[2]
out_port_from_the_HEX1[3] <= HEX1:the_HEX1.out_port[3]
out_port_from_the_HEX1[4] <= HEX1:the_HEX1.out_port[4]
out_port_from_the_HEX1[5] <= HEX1:the_HEX1.out_port[5]
out_port_from_the_HEX1[6] <= HEX1:the_HEX1.out_port[6]
out_port_from_the_HEX2[0] <= HEX2:the_HEX2.out_port[0]
out_port_from_the_HEX2[1] <= HEX2:the_HEX2.out_port[1]
out_port_from_the_HEX2[2] <= HEX2:the_HEX2.out_port[2]
out_port_from_the_HEX2[3] <= HEX2:the_HEX2.out_port[3]
out_port_from_the_HEX2[4] <= HEX2:the_HEX2.out_port[4]
out_port_from_the_HEX2[5] <= HEX2:the_HEX2.out_port[5]
out_port_from_the_HEX2[6] <= HEX2:the_HEX2.out_port[6]
out_port_from_the_HEX3[0] <= HEX3:the_HEX3.out_port[0]
out_port_from_the_HEX3[1] <= HEX3:the_HEX3.out_port[1]
out_port_from_the_HEX3[2] <= HEX3:the_HEX3.out_port[2]
out_port_from_the_HEX3[3] <= HEX3:the_HEX3.out_port[3]
out_port_from_the_HEX3[4] <= HEX3:the_HEX3.out_port[4]
out_port_from_the_HEX3[5] <= HEX3:the_HEX3.out_port[5]
out_port_from_the_HEX3[6] <= HEX3:the_HEX3.out_port[6]
out_port_from_the_HEX4_to_HEX7[0] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[0]
out_port_from_the_HEX4_to_HEX7[1] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[1]
out_port_from_the_HEX4_to_HEX7[2] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[2]
out_port_from_the_HEX4_to_HEX7[3] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[3]
out_port_from_the_HEX4_to_HEX7[4] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[4]
out_port_from_the_HEX4_to_HEX7[5] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[5]
out_port_from_the_HEX4_to_HEX7[6] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[6]
out_port_from_the_HEX4_to_HEX7[7] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[7]
out_port_from_the_HEX4_to_HEX7[8] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[8]
out_port_from_the_HEX4_to_HEX7[9] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[9]
out_port_from_the_HEX4_to_HEX7[10] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[10]
out_port_from_the_HEX4_to_HEX7[11] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[11]
out_port_from_the_HEX4_to_HEX7[12] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[12]
out_port_from_the_HEX4_to_HEX7[13] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[13]
out_port_from_the_HEX4_to_HEX7[14] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[14]
out_port_from_the_HEX4_to_HEX7[15] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[15]
out_port_from_the_HEX4_to_HEX7[16] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[16]
out_port_from_the_HEX4_to_HEX7[17] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[17]
out_port_from_the_HEX4_to_HEX7[18] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[18]
out_port_from_the_HEX4_to_HEX7[19] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[19]
out_port_from_the_HEX4_to_HEX7[20] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[20]
out_port_from_the_HEX4_to_HEX7[21] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[21]
out_port_from_the_HEX4_to_HEX7[22] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[22]
out_port_from_the_HEX4_to_HEX7[23] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[23]
out_port_from_the_HEX4_to_HEX7[24] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[24]
out_port_from_the_HEX4_to_HEX7[25] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[25]
out_port_from_the_HEX4_to_HEX7[26] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[26]
out_port_from_the_HEX4_to_HEX7[27] <= HEX4_to_HEX7:the_HEX4_to_HEX7.out_port[27]
in_port_to_the_KEYS[0] => KEYS:the_KEYS.in_port[0]
in_port_to_the_KEYS[1] => KEYS:the_KEYS.in_port[1]
in_port_to_the_KEYS[2] => KEYS:the_KEYS.in_port[2]
out_port_from_the_LED_G[0] <= LED_G:the_LED_G.out_port[0]
out_port_from_the_LED_G[1] <= LED_G:the_LED_G.out_port[1]
out_port_from_the_LED_G[2] <= LED_G:the_LED_G.out_port[2]
out_port_from_the_LED_G[3] <= LED_G:the_LED_G.out_port[3]
out_port_from_the_LED_G[4] <= LED_G:the_LED_G.out_port[4]
out_port_from_the_LED_G[5] <= LED_G:the_LED_G.out_port[5]
out_port_from_the_LED_G[6] <= LED_G:the_LED_G.out_port[6]
out_port_from_the_LED_G[7] <= LED_G:the_LED_G.out_port[7]
out_port_from_the_LED_R[0] <= LED_R:the_LED_R.out_port[0]
out_port_from_the_LED_R[1] <= LED_R:the_LED_R.out_port[1]
out_port_from_the_LED_R[2] <= LED_R:the_LED_R.out_port[2]
out_port_from_the_LED_R[3] <= LED_R:the_LED_R.out_port[3]
out_port_from_the_LED_R[4] <= LED_R:the_LED_R.out_port[4]
out_port_from_the_LED_R[5] <= LED_R:the_LED_R.out_port[5]
out_port_from_the_LED_R[6] <= LED_R:the_LED_R.out_port[6]
out_port_from_the_LED_R[7] <= LED_R:the_LED_R.out_port[7]
out_port_from_the_LED_R[8] <= LED_R:the_LED_R.out_port[8]
out_port_from_the_LED_R[9] <= LED_R:the_LED_R.out_port[9]
out_port_from_the_LED_R[10] <= LED_R:the_LED_R.out_port[10]
out_port_from_the_LED_R[11] <= LED_R:the_LED_R.out_port[11]
out_port_from_the_LED_R[12] <= LED_R:the_LED_R.out_port[12]
out_port_from_the_LED_R[13] <= LED_R:the_LED_R.out_port[13]
out_port_from_the_LED_R[14] <= LED_R:the_LED_R.out_port[14]
out_port_from_the_LED_R[15] <= LED_R:the_LED_R.out_port[15]
out_port_from_the_LED_R[16] <= LED_R:the_LED_R.out_port[16]
out_port_from_the_LED_R[17] <= LED_R:the_LED_R.out_port[17]
in_port_to_the_SWITCHS[0] => SWITCHS:the_SWITCHS.in_port[0]
in_port_to_the_SWITCHS[1] => SWITCHS:the_SWITCHS.in_port[1]
in_port_to_the_SWITCHS[2] => SWITCHS:the_SWITCHS.in_port[2]
in_port_to_the_SWITCHS[3] => SWITCHS:the_SWITCHS.in_port[3]
in_port_to_the_SWITCHS[4] => SWITCHS:the_SWITCHS.in_port[4]
in_port_to_the_SWITCHS[5] => SWITCHS:the_SWITCHS.in_port[5]
in_port_to_the_SWITCHS[6] => SWITCHS:the_SWITCHS.in_port[6]
in_port_to_the_SWITCHS[7] => SWITCHS:the_SWITCHS.in_port[7]
in_port_to_the_SWITCHS[8] => SWITCHS:the_SWITCHS.in_port[8]
in_port_to_the_SWITCHS[9] => SWITCHS:the_SWITCHS.in_port[9]
in_port_to_the_SWITCHS[10] => SWITCHS:the_SWITCHS.in_port[10]
in_port_to_the_SWITCHS[11] => SWITCHS:the_SWITCHS.in_port[11]
in_port_to_the_SWITCHS[12] => SWITCHS:the_SWITCHS.in_port[12]
in_port_to_the_SWITCHS[13] => SWITCHS:the_SWITCHS.in_port[13]
in_port_to_the_SWITCHS[14] => SWITCHS:the_SWITCHS.in_port[14]
in_port_to_the_SWITCHS[15] => SWITCHS:the_SWITCHS.in_port[15]
in_port_to_the_SWITCHS[16] => SWITCHS:the_SWITCHS.in_port[16]
in_port_to_the_SWITCHS[17] => SWITCHS:the_SWITCHS.in_port[17]
LCD_E_from_the_lcd <= lcd:the_lcd.LCD_E
LCD_RS_from_the_lcd <= lcd:the_lcd.LCD_RS
LCD_RW_from_the_lcd <= lcd:the_lcd.LCD_RW
LCD_data_to_and_from_the_lcd[0] <= lcd:the_lcd.LCD_data[0]
LCD_data_to_and_from_the_lcd[1] <= lcd:the_lcd.LCD_data[1]
LCD_data_to_and_from_the_lcd[2] <= lcd:the_lcd.LCD_data[2]
LCD_data_to_and_from_the_lcd[3] <= lcd:the_lcd.LCD_data[3]
LCD_data_to_and_from_the_lcd[4] <= lcd:the_lcd.LCD_data[4]
LCD_data_to_and_from_the_lcd[5] <= lcd:the_lcd.LCD_data[5]
LCD_data_to_and_from_the_lcd[6] <= lcd:the_lcd.LCD_data[6]
LCD_data_to_and_from_the_lcd[7] <= lcd:the_lcd.LCD_data[7]
rxd_to_the_uart => uart:the_uart.rxd
txd_from_the_uart <= uart:the_uart.txd


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM_s1_arbitrator:the_CPU_MEM_s1
CPU_MEM_s1_readdata[0] => CPU_MEM_s1_readdata_from_sa[0].DATAIN
CPU_MEM_s1_readdata[1] => CPU_MEM_s1_readdata_from_sa[1].DATAIN
CPU_MEM_s1_readdata[2] => CPU_MEM_s1_readdata_from_sa[2].DATAIN
CPU_MEM_s1_readdata[3] => CPU_MEM_s1_readdata_from_sa[3].DATAIN
CPU_MEM_s1_readdata[4] => CPU_MEM_s1_readdata_from_sa[4].DATAIN
CPU_MEM_s1_readdata[5] => CPU_MEM_s1_readdata_from_sa[5].DATAIN
CPU_MEM_s1_readdata[6] => CPU_MEM_s1_readdata_from_sa[6].DATAIN
CPU_MEM_s1_readdata[7] => CPU_MEM_s1_readdata_from_sa[7].DATAIN
CPU_MEM_s1_readdata[8] => CPU_MEM_s1_readdata_from_sa[8].DATAIN
CPU_MEM_s1_readdata[9] => CPU_MEM_s1_readdata_from_sa[9].DATAIN
CPU_MEM_s1_readdata[10] => CPU_MEM_s1_readdata_from_sa[10].DATAIN
CPU_MEM_s1_readdata[11] => CPU_MEM_s1_readdata_from_sa[11].DATAIN
CPU_MEM_s1_readdata[12] => CPU_MEM_s1_readdata_from_sa[12].DATAIN
CPU_MEM_s1_readdata[13] => CPU_MEM_s1_readdata_from_sa[13].DATAIN
CPU_MEM_s1_readdata[14] => CPU_MEM_s1_readdata_from_sa[14].DATAIN
CPU_MEM_s1_readdata[15] => CPU_MEM_s1_readdata_from_sa[15].DATAIN
CPU_MEM_s1_readdata[16] => CPU_MEM_s1_readdata_from_sa[16].DATAIN
CPU_MEM_s1_readdata[17] => CPU_MEM_s1_readdata_from_sa[17].DATAIN
CPU_MEM_s1_readdata[18] => CPU_MEM_s1_readdata_from_sa[18].DATAIN
CPU_MEM_s1_readdata[19] => CPU_MEM_s1_readdata_from_sa[19].DATAIN
CPU_MEM_s1_readdata[20] => CPU_MEM_s1_readdata_from_sa[20].DATAIN
CPU_MEM_s1_readdata[21] => CPU_MEM_s1_readdata_from_sa[21].DATAIN
CPU_MEM_s1_readdata[22] => CPU_MEM_s1_readdata_from_sa[22].DATAIN
CPU_MEM_s1_readdata[23] => CPU_MEM_s1_readdata_from_sa[23].DATAIN
CPU_MEM_s1_readdata[24] => CPU_MEM_s1_readdata_from_sa[24].DATAIN
CPU_MEM_s1_readdata[25] => CPU_MEM_s1_readdata_from_sa[25].DATAIN
CPU_MEM_s1_readdata[26] => CPU_MEM_s1_readdata_from_sa[26].DATAIN
CPU_MEM_s1_readdata[27] => CPU_MEM_s1_readdata_from_sa[27].DATAIN
CPU_MEM_s1_readdata[28] => CPU_MEM_s1_readdata_from_sa[28].DATAIN
CPU_MEM_s1_readdata[29] => CPU_MEM_s1_readdata_from_sa[29].DATAIN
CPU_MEM_s1_readdata[30] => CPU_MEM_s1_readdata_from_sa[30].DATAIN
CPU_MEM_s1_readdata[31] => CPU_MEM_s1_readdata_from_sa[31].DATAIN
clk => d1_reasons_to_wait.CLK
clk => CPU_MEM_s1_arb_share_counter.CLK
clk => CPU_MEM_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_CPU_MEM_s1.CLK
clk => cpu_data_master_read_data_valid_CPU_MEM_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_CPU_MEM_s1.CLK
clk => cpu_instruction_master_read_data_valid_CPU_MEM_s1_shift_register.CLK
clk => CPU_MEM_s1_saved_chosen_master_vector[1].CLK
clk => CPU_MEM_s1_saved_chosen_master_vector[0].CLK
clk => CPU_MEM_s1_arb_addend[1].CLK
clk => CPU_MEM_s1_arb_addend[0].CLK
clk => CPU_MEM_s1_reg_firsttransfer.CLK
clk => d1_CPU_MEM_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector~8.DATAB
cpu_data_master_address_to_slave[16] => A_WE_StdLogicVector~7.DATAB
cpu_data_master_address_to_slave[17] => Equal0.IN37
cpu_data_master_address_to_slave[18] => Equal0.IN36
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~25.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~24.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~23.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~22.DATAB
cpu_data_master_read => cpu_data_master_read_data_valid_CPU_MEM_s1_shift_register_in~0.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_CPU_MEM_s1~0.IN1
cpu_data_master_read => internal_cpu_data_master_requests_CPU_MEM_s1~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_CPU_MEM_s1~1.IN1
cpu_data_master_write => CPU_MEM_s1_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_CPU_MEM_s1~1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_CPU_MEM_s1~0.IN1
cpu_data_master_writedata[0] => CPU_MEM_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => CPU_MEM_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => CPU_MEM_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => CPU_MEM_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => CPU_MEM_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => CPU_MEM_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => CPU_MEM_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => CPU_MEM_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => CPU_MEM_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => CPU_MEM_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => CPU_MEM_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => CPU_MEM_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => CPU_MEM_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => CPU_MEM_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => CPU_MEM_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => CPU_MEM_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => CPU_MEM_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => CPU_MEM_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => CPU_MEM_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => CPU_MEM_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => CPU_MEM_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => CPU_MEM_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => CPU_MEM_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => CPU_MEM_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => CPU_MEM_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => CPU_MEM_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => CPU_MEM_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => CPU_MEM_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => CPU_MEM_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => CPU_MEM_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => CPU_MEM_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => CPU_MEM_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~21.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~20.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~19.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~18.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector~9.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector~8.DATAA
cpu_instruction_master_address_to_slave[16] => A_WE_StdLogicVector~7.DATAA
cpu_instruction_master_address_to_slave[17] => Equal1.IN37
cpu_instruction_master_address_to_slave[18] => Equal1.IN36
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_CPU_MEM_s1_shift_register_in~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_CPU_MEM_s1~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_CPU_MEM_s1~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_CPU_MEM_s1~0.IN0
reset_n => CPU_MEM_s1_reg_firsttransfer.PRESET
reset_n => CPU_MEM_s1_arb_addend[0].PRESET
reset_n => CPU_MEM_s1_arb_addend[1].ACLR
reset_n => CPU_MEM_s1_saved_chosen_master_vector[0].ACLR
reset_n => CPU_MEM_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_CPU_MEM_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_CPU_MEM_s1.ACLR
reset_n => CPU_MEM_s1_slavearbiterlockenable.ACLR
reset_n => CPU_MEM_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_CPU_MEM_s1_end_xfer~reg0.PRESET
reset_n => cpu_instruction_master_read_data_valid_CPU_MEM_s1_shift_register.ACLR
reset_n => cpu_data_master_read_data_valid_CPU_MEM_s1_shift_register.ACLR
CPU_MEM_s1_address[0] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[1] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[2] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[3] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[4] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[5] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[6] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[7] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[8] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[9] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[10] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[11] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[12] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[13] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_address[14] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_byteenable[0] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_byteenable[1] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_byteenable[2] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_byteenable[3] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_chipselect <= CPU_MEM_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_clken <= <VCC>
CPU_MEM_s1_readdata_from_sa[0] <= CPU_MEM_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[1] <= CPU_MEM_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[2] <= CPU_MEM_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[3] <= CPU_MEM_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[4] <= CPU_MEM_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[5] <= CPU_MEM_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[6] <= CPU_MEM_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[7] <= CPU_MEM_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[8] <= CPU_MEM_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[9] <= CPU_MEM_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[10] <= CPU_MEM_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[11] <= CPU_MEM_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[12] <= CPU_MEM_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[13] <= CPU_MEM_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[14] <= CPU_MEM_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[15] <= CPU_MEM_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[16] <= CPU_MEM_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[17] <= CPU_MEM_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[18] <= CPU_MEM_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[19] <= CPU_MEM_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[20] <= CPU_MEM_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[21] <= CPU_MEM_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[22] <= CPU_MEM_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[23] <= CPU_MEM_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[24] <= CPU_MEM_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[25] <= CPU_MEM_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[26] <= CPU_MEM_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[27] <= CPU_MEM_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[28] <= CPU_MEM_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[29] <= CPU_MEM_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[30] <= CPU_MEM_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_readdata_from_sa[31] <= CPU_MEM_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_write <= CPU_MEM_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
CPU_MEM_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_CPU_MEM_s1 <= CPU_MEM_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_CPU_MEM_s1 <= internal_cpu_data_master_qualified_request_CPU_MEM_s1~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_CPU_MEM_s1 <= cpu_data_master_read_data_valid_CPU_MEM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_CPU_MEM_s1 <= internal_cpu_data_master_requests_CPU_MEM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_CPU_MEM_s1 <= CPU_MEM_s1_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_CPU_MEM_s1 <= internal_cpu_instruction_master_qualified_request_CPU_MEM_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_CPU_MEM_s1 <= cpu_instruction_master_read_data_valid_CPU_MEM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_CPU_MEM_s1 <= internal_cpu_instruction_master_requests_CPU_MEM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_CPU_MEM_s1_end_xfer <= d1_CPU_MEM_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_CPU_MEM_s1 <= cpu_data_master_read_data_valid_CPU_MEM_s1_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM
address[0] => altsyncram:the_altsyncram.address_a[0]
address[1] => altsyncram:the_altsyncram.address_a[1]
address[2] => altsyncram:the_altsyncram.address_a[2]
address[3] => altsyncram:the_altsyncram.address_a[3]
address[4] => altsyncram:the_altsyncram.address_a[4]
address[5] => altsyncram:the_altsyncram.address_a[5]
address[6] => altsyncram:the_altsyncram.address_a[6]
address[7] => altsyncram:the_altsyncram.address_a[7]
address[8] => altsyncram:the_altsyncram.address_a[8]
address[9] => altsyncram:the_altsyncram.address_a[9]
address[10] => altsyncram:the_altsyncram.address_a[10]
address[11] => altsyncram:the_altsyncram.address_a[11]
address[12] => altsyncram:the_altsyncram.address_a[12]
address[13] => altsyncram:the_altsyncram.address_a[13]
address[14] => altsyncram:the_altsyncram.address_a[14]
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
chipselect => wren.IN0
clk => altsyncram:the_altsyncram.clock0
clken => altsyncram:the_altsyncram.clocken0
write => wren.IN1
writedata[0] => altsyncram:the_altsyncram.data_a[0]
writedata[1] => altsyncram:the_altsyncram.data_a[1]
writedata[2] => altsyncram:the_altsyncram.data_a[2]
writedata[3] => altsyncram:the_altsyncram.data_a[3]
writedata[4] => altsyncram:the_altsyncram.data_a[4]
writedata[5] => altsyncram:the_altsyncram.data_a[5]
writedata[6] => altsyncram:the_altsyncram.data_a[6]
writedata[7] => altsyncram:the_altsyncram.data_a[7]
writedata[8] => altsyncram:the_altsyncram.data_a[8]
writedata[9] => altsyncram:the_altsyncram.data_a[9]
writedata[10] => altsyncram:the_altsyncram.data_a[10]
writedata[11] => altsyncram:the_altsyncram.data_a[11]
writedata[12] => altsyncram:the_altsyncram.data_a[12]
writedata[13] => altsyncram:the_altsyncram.data_a[13]
writedata[14] => altsyncram:the_altsyncram.data_a[14]
writedata[15] => altsyncram:the_altsyncram.data_a[15]
writedata[16] => altsyncram:the_altsyncram.data_a[16]
writedata[17] => altsyncram:the_altsyncram.data_a[17]
writedata[18] => altsyncram:the_altsyncram.data_a[18]
writedata[19] => altsyncram:the_altsyncram.data_a[19]
writedata[20] => altsyncram:the_altsyncram.data_a[20]
writedata[21] => altsyncram:the_altsyncram.data_a[21]
writedata[22] => altsyncram:the_altsyncram.data_a[22]
writedata[23] => altsyncram:the_altsyncram.data_a[23]
writedata[24] => altsyncram:the_altsyncram.data_a[24]
writedata[25] => altsyncram:the_altsyncram.data_a[25]
writedata[26] => altsyncram:the_altsyncram.data_a[26]
writedata[27] => altsyncram:the_altsyncram.data_a[27]
writedata[28] => altsyncram:the_altsyncram.data_a[28]
writedata[29] => altsyncram:the_altsyncram.data_a[29]
writedata[30] => altsyncram:the_altsyncram.data_a[30]
writedata[31] => altsyncram:the_altsyncram.data_a[31]
readdata[0] <= altsyncram:the_altsyncram.q_a[0]
readdata[1] <= altsyncram:the_altsyncram.q_a[1]
readdata[2] <= altsyncram:the_altsyncram.q_a[2]
readdata[3] <= altsyncram:the_altsyncram.q_a[3]
readdata[4] <= altsyncram:the_altsyncram.q_a[4]
readdata[5] <= altsyncram:the_altsyncram.q_a[5]
readdata[6] <= altsyncram:the_altsyncram.q_a[6]
readdata[7] <= altsyncram:the_altsyncram.q_a[7]
readdata[8] <= altsyncram:the_altsyncram.q_a[8]
readdata[9] <= altsyncram:the_altsyncram.q_a[9]
readdata[10] <= altsyncram:the_altsyncram.q_a[10]
readdata[11] <= altsyncram:the_altsyncram.q_a[11]
readdata[12] <= altsyncram:the_altsyncram.q_a[12]
readdata[13] <= altsyncram:the_altsyncram.q_a[13]
readdata[14] <= altsyncram:the_altsyncram.q_a[14]
readdata[15] <= altsyncram:the_altsyncram.q_a[15]
readdata[16] <= altsyncram:the_altsyncram.q_a[16]
readdata[17] <= altsyncram:the_altsyncram.q_a[17]
readdata[18] <= altsyncram:the_altsyncram.q_a[18]
readdata[19] <= altsyncram:the_altsyncram.q_a[19]
readdata[20] <= altsyncram:the_altsyncram.q_a[20]
readdata[21] <= altsyncram:the_altsyncram.q_a[21]
readdata[22] <= altsyncram:the_altsyncram.q_a[22]
readdata[23] <= altsyncram:the_altsyncram.q_a[23]
readdata[24] <= altsyncram:the_altsyncram.q_a[24]
readdata[25] <= altsyncram:the_altsyncram.q_a[25]
readdata[26] <= altsyncram:the_altsyncram.q_a[26]
readdata[27] <= altsyncram:the_altsyncram.q_a[27]
readdata[28] <= altsyncram:the_altsyncram.q_a[28]
readdata[29] <= altsyncram:the_altsyncram.q_a[29]
readdata[30] <= altsyncram:the_altsyncram.q_a[30]
readdata[31] <= altsyncram:the_altsyncram.q_a[31]


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM|altsyncram:the_altsyncram
wren_a => altsyncram_ccb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ccb1:auto_generated.data_a[0]
data_a[1] => altsyncram_ccb1:auto_generated.data_a[1]
data_a[2] => altsyncram_ccb1:auto_generated.data_a[2]
data_a[3] => altsyncram_ccb1:auto_generated.data_a[3]
data_a[4] => altsyncram_ccb1:auto_generated.data_a[4]
data_a[5] => altsyncram_ccb1:auto_generated.data_a[5]
data_a[6] => altsyncram_ccb1:auto_generated.data_a[6]
data_a[7] => altsyncram_ccb1:auto_generated.data_a[7]
data_a[8] => altsyncram_ccb1:auto_generated.data_a[8]
data_a[9] => altsyncram_ccb1:auto_generated.data_a[9]
data_a[10] => altsyncram_ccb1:auto_generated.data_a[10]
data_a[11] => altsyncram_ccb1:auto_generated.data_a[11]
data_a[12] => altsyncram_ccb1:auto_generated.data_a[12]
data_a[13] => altsyncram_ccb1:auto_generated.data_a[13]
data_a[14] => altsyncram_ccb1:auto_generated.data_a[14]
data_a[15] => altsyncram_ccb1:auto_generated.data_a[15]
data_a[16] => altsyncram_ccb1:auto_generated.data_a[16]
data_a[17] => altsyncram_ccb1:auto_generated.data_a[17]
data_a[18] => altsyncram_ccb1:auto_generated.data_a[18]
data_a[19] => altsyncram_ccb1:auto_generated.data_a[19]
data_a[20] => altsyncram_ccb1:auto_generated.data_a[20]
data_a[21] => altsyncram_ccb1:auto_generated.data_a[21]
data_a[22] => altsyncram_ccb1:auto_generated.data_a[22]
data_a[23] => altsyncram_ccb1:auto_generated.data_a[23]
data_a[24] => altsyncram_ccb1:auto_generated.data_a[24]
data_a[25] => altsyncram_ccb1:auto_generated.data_a[25]
data_a[26] => altsyncram_ccb1:auto_generated.data_a[26]
data_a[27] => altsyncram_ccb1:auto_generated.data_a[27]
data_a[28] => altsyncram_ccb1:auto_generated.data_a[28]
data_a[29] => altsyncram_ccb1:auto_generated.data_a[29]
data_a[30] => altsyncram_ccb1:auto_generated.data_a[30]
data_a[31] => altsyncram_ccb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ccb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ccb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ccb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ccb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ccb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ccb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ccb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ccb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ccb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ccb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ccb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ccb1:auto_generated.address_a[11]
address_a[12] => altsyncram_ccb1:auto_generated.address_a[12]
address_a[13] => altsyncram_ccb1:auto_generated.address_a[13]
address_a[14] => altsyncram_ccb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ccb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ccb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ccb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ccb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ccb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ccb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ccb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ccb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ccb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ccb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ccb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ccb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ccb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ccb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ccb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ccb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ccb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ccb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ccb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ccb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ccb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ccb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ccb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ccb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ccb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ccb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ccb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ccb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ccb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ccb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ccb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ccb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ccb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ccb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ccb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ccb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ccb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ccb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM|altsyncram:the_altsyncram|altsyncram_ccb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_8oa:decode3.data[0]
address_a[12] => decode_8oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_8oa:decode3.data[1]
address_a[13] => decode_8oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_8oa:decode3.data[2]
address_a[14] => decode_8oa:deep_decode.data[2]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a128.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a129.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a130.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a131.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a132.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a133.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a134.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a135.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a160.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a161.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a162.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a163.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a164.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a165.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a166.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a167.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a192.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a193.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a194.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a195.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a196.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a197.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a198.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a199.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a136.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a137.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a138.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a139.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a140.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a141.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a142.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a143.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a168.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a169.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a170.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a171.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a172.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a173.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a174.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a175.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a200.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a201.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a202.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a203.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a204.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a205.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a206.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a207.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a144.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a145.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a146.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a147.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a148.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a149.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a150.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a151.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a176.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a177.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a178.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a179.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a180.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a181.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a182.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a183.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a208.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a209.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a210.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a211.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a212.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a213.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a214.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a215.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a127.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a152.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a153.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a154.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a155.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a156.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a157.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a158.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a159.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a184.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a185.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a186.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a187.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a188.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a189.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a190.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a191.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a216.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a217.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a218.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a219.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a220.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a221.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a222.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a223.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clocken0 => decode_8oa:deep_decode.enable
clocken0 => address_reg_a[2].ENA
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[8] => ram_block1a168.PORTADATAIN
data_a[8] => ram_block1a200.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[9] => ram_block1a169.PORTADATAIN
data_a[9] => ram_block1a201.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[10] => ram_block1a170.PORTADATAIN
data_a[10] => ram_block1a202.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[11] => ram_block1a171.PORTADATAIN
data_a[11] => ram_block1a203.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[12] => ram_block1a172.PORTADATAIN
data_a[12] => ram_block1a204.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[13] => ram_block1a173.PORTADATAIN
data_a[13] => ram_block1a205.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[14] => ram_block1a174.PORTADATAIN
data_a[14] => ram_block1a206.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[15] => ram_block1a175.PORTADATAIN
data_a[15] => ram_block1a207.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[16] => ram_block1a176.PORTADATAIN
data_a[16] => ram_block1a208.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[17] => ram_block1a177.PORTADATAIN
data_a[17] => ram_block1a209.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[18] => ram_block1a178.PORTADATAIN
data_a[18] => ram_block1a210.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[19] => ram_block1a179.PORTADATAIN
data_a[19] => ram_block1a211.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[20] => ram_block1a180.PORTADATAIN
data_a[20] => ram_block1a212.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[21] => ram_block1a181.PORTADATAIN
data_a[21] => ram_block1a213.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[22] => ram_block1a182.PORTADATAIN
data_a[22] => ram_block1a214.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[23] => ram_block1a183.PORTADATAIN
data_a[23] => ram_block1a215.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[24] => ram_block1a184.PORTADATAIN
data_a[24] => ram_block1a216.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[25] => ram_block1a185.PORTADATAIN
data_a[25] => ram_block1a217.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[26] => ram_block1a186.PORTADATAIN
data_a[26] => ram_block1a218.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[27] => ram_block1a187.PORTADATAIN
data_a[27] => ram_block1a219.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[28] => ram_block1a188.PORTADATAIN
data_a[28] => ram_block1a220.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[29] => ram_block1a189.PORTADATAIN
data_a[29] => ram_block1a221.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[30] => ram_block1a190.PORTADATAIN
data_a[30] => ram_block1a222.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_a[31] => ram_block1a191.PORTADATAIN
data_a[31] => ram_block1a223.PORTADATAIN
q_a[0] <= mux_5kb:mux2.result[0]
q_a[1] <= mux_5kb:mux2.result[1]
q_a[2] <= mux_5kb:mux2.result[2]
q_a[3] <= mux_5kb:mux2.result[3]
q_a[4] <= mux_5kb:mux2.result[4]
q_a[5] <= mux_5kb:mux2.result[5]
q_a[6] <= mux_5kb:mux2.result[6]
q_a[7] <= mux_5kb:mux2.result[7]
q_a[8] <= mux_5kb:mux2.result[8]
q_a[9] <= mux_5kb:mux2.result[9]
q_a[10] <= mux_5kb:mux2.result[10]
q_a[11] <= mux_5kb:mux2.result[11]
q_a[12] <= mux_5kb:mux2.result[12]
q_a[13] <= mux_5kb:mux2.result[13]
q_a[14] <= mux_5kb:mux2.result[14]
q_a[15] <= mux_5kb:mux2.result[15]
q_a[16] <= mux_5kb:mux2.result[16]
q_a[17] <= mux_5kb:mux2.result[17]
q_a[18] <= mux_5kb:mux2.result[18]
q_a[19] <= mux_5kb:mux2.result[19]
q_a[20] <= mux_5kb:mux2.result[20]
q_a[21] <= mux_5kb:mux2.result[21]
q_a[22] <= mux_5kb:mux2.result[22]
q_a[23] <= mux_5kb:mux2.result[23]
q_a[24] <= mux_5kb:mux2.result[24]
q_a[25] <= mux_5kb:mux2.result[25]
q_a[26] <= mux_5kb:mux2.result[26]
q_a[27] <= mux_5kb:mux2.result[27]
q_a[28] <= mux_5kb:mux2.result[28]
q_a[29] <= mux_5kb:mux2.result[29]
q_a[30] <= mux_5kb:mux2.result[30]
q_a[31] <= mux_5kb:mux2.result[31]
wren_a => decode_8oa:decode3.enable


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM|altsyncram:the_altsyncram|altsyncram_ccb1:auto_generated|decode_8oa:decode3
data[0] => w_anode1879w[1].IN1
data[0] => w_anode1899w[1].IN1
data[0] => w_anode1919w[1].IN1
data[0] => w_anode1939w[1].IN1
data[1] => w_anode1889w[2].IN1
data[1] => w_anode1899w[2].IN1
data[1] => w_anode1929w[2].IN1
data[1] => w_anode1939w[2].IN1
data[2] => w_anode1909w[3].IN1
data[2] => w_anode1919w[3].IN1
data[2] => w_anode1929w[3].IN1
data[2] => w_anode1939w[3].IN1
enable => w_anode1862w[1].IN0
enable => w_anode1879w[1].IN0
enable => w_anode1889w[1].IN0
enable => w_anode1899w[1].IN0
enable => w_anode1909w[1].IN0
enable => w_anode1919w[1].IN0
enable => w_anode1929w[1].IN0
enable => w_anode1939w[1].IN0
eq[0] <= w_anode1862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1929w[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM|altsyncram:the_altsyncram|altsyncram_ccb1:auto_generated|decode_8oa:deep_decode
data[0] => w_anode1879w[1].IN1
data[0] => w_anode1899w[1].IN1
data[0] => w_anode1919w[1].IN1
data[0] => w_anode1939w[1].IN1
data[1] => w_anode1889w[2].IN1
data[1] => w_anode1899w[2].IN1
data[1] => w_anode1929w[2].IN1
data[1] => w_anode1939w[2].IN1
data[2] => w_anode1909w[3].IN1
data[2] => w_anode1919w[3].IN1
data[2] => w_anode1929w[3].IN1
data[2] => w_anode1939w[3].IN1
enable => w_anode1862w[1].IN0
enable => w_anode1879w[1].IN0
enable => w_anode1889w[1].IN0
enable => w_anode1899w[1].IN0
enable => w_anode1909w[1].IN0
enable => w_anode1919w[1].IN0
enable => w_anode1929w[1].IN0
enable => w_anode1939w[1].IN0
eq[0] <= w_anode1862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1929w[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|CPU_MEM:the_CPU_MEM|altsyncram:the_altsyncram|altsyncram_ccb1:auto_generated|mux_5kb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX0_s1_arbitrator:the_HEX0_s1
clk => d1_reasons_to_wait.CLK
clk => d1_HEX0_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => HEX0_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => HEX0_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => HEX0_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_HEX0_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_HEX0_s1~0.IN0
cpu_data_master_write => HEX0_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_HEX0_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_HEX0_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_HEX0_s1~0.IN0
cpu_data_master_writedata[0] => HEX0_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => HEX0_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => HEX0_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => HEX0_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => HEX0_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => HEX0_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => HEX0_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => HEX0_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_HEX0_s1_end_xfer~reg0.PRESET
HEX0_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_chipselect <= internal_cpu_data_master_qualified_request_HEX0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_write_n <= HEX0_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_HEX0_s1 <= internal_cpu_data_master_qualified_request_HEX0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_HEX0_s1 <= internal_cpu_data_master_qualified_request_HEX0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_HEX0_s1 <= <GND>
cpu_data_master_requests_HEX0_s1 <= internal_cpu_data_master_requests_HEX0_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX0_s1_end_xfer <= d1_HEX0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX0:the_HEX0
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX1_s1_arbitrator:the_HEX1_s1
clk => d1_reasons_to_wait.CLK
clk => d1_HEX1_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => HEX1_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => HEX1_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => HEX1_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_HEX1_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_HEX1_s1~0.IN0
cpu_data_master_write => HEX1_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_HEX1_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_HEX1_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_HEX1_s1~0.IN0
cpu_data_master_writedata[0] => HEX1_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => HEX1_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => HEX1_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => HEX1_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => HEX1_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => HEX1_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => HEX1_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => HEX1_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_HEX1_s1_end_xfer~reg0.PRESET
HEX1_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_chipselect <= internal_cpu_data_master_qualified_request_HEX1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_write_n <= HEX1_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_HEX1_s1 <= internal_cpu_data_master_qualified_request_HEX1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_HEX1_s1 <= internal_cpu_data_master_qualified_request_HEX1_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_HEX1_s1 <= <GND>
cpu_data_master_requests_HEX1_s1 <= internal_cpu_data_master_requests_HEX1_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX1_s1_end_xfer <= d1_HEX1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX1:the_HEX1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX2_s1_arbitrator:the_HEX2_s1
clk => d1_reasons_to_wait.CLK
clk => d1_HEX2_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => HEX2_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => HEX2_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => HEX2_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_HEX2_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_HEX2_s1~0.IN0
cpu_data_master_write => HEX2_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_HEX2_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_HEX2_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_HEX2_s1~0.IN0
cpu_data_master_writedata[0] => HEX2_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => HEX2_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => HEX2_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => HEX2_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => HEX2_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => HEX2_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => HEX2_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => HEX2_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_HEX2_s1_end_xfer~reg0.PRESET
HEX2_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_chipselect <= internal_cpu_data_master_qualified_request_HEX2_s1~1.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_write_n <= HEX2_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_HEX2_s1 <= internal_cpu_data_master_qualified_request_HEX2_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_HEX2_s1 <= internal_cpu_data_master_qualified_request_HEX2_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_HEX2_s1 <= <GND>
cpu_data_master_requests_HEX2_s1 <= internal_cpu_data_master_requests_HEX2_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX2_s1_end_xfer <= d1_HEX2_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX2:the_HEX2
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX3_s1_arbitrator:the_HEX3_s1
clk => d1_reasons_to_wait.CLK
clk => d1_HEX3_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => HEX3_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => HEX3_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => HEX3_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_HEX3_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_HEX3_s1~0.IN0
cpu_data_master_write => HEX3_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_HEX3_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_HEX3_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_HEX3_s1~0.IN0
cpu_data_master_writedata[0] => HEX3_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => HEX3_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => HEX3_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => HEX3_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => HEX3_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => HEX3_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => HEX3_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => HEX3_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_HEX3_s1_end_xfer~reg0.PRESET
HEX3_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_chipselect <= internal_cpu_data_master_qualified_request_HEX3_s1~1.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_write_n <= HEX3_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_HEX3_s1 <= internal_cpu_data_master_qualified_request_HEX3_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_HEX3_s1 <= internal_cpu_data_master_qualified_request_HEX3_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_HEX3_s1 <= <GND>
cpu_data_master_requests_HEX3_s1 <= internal_cpu_data_master_requests_HEX3_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX3_s1_end_xfer <= d1_HEX3_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX3:the_HEX3
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX4_to_HEX7_s1_arbitrator:the_HEX4_to_HEX7_s1
clk => d1_reasons_to_wait.CLK
clk => d1_HEX4_to_HEX7_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => HEX4_to_HEX7_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => HEX4_to_HEX7_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => HEX4_to_HEX7_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_HEX4_to_HEX7_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_HEX4_to_HEX7_s1~0.IN0
cpu_data_master_write => HEX4_to_HEX7_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_HEX4_to_HEX7_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_HEX4_to_HEX7_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_HEX4_to_HEX7_s1~0.IN0
cpu_data_master_writedata[0] => HEX4_to_HEX7_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => HEX4_to_HEX7_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => HEX4_to_HEX7_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => HEX4_to_HEX7_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => HEX4_to_HEX7_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => HEX4_to_HEX7_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => HEX4_to_HEX7_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => HEX4_to_HEX7_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => HEX4_to_HEX7_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => HEX4_to_HEX7_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => HEX4_to_HEX7_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => HEX4_to_HEX7_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => HEX4_to_HEX7_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => HEX4_to_HEX7_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => HEX4_to_HEX7_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => HEX4_to_HEX7_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => HEX4_to_HEX7_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => HEX4_to_HEX7_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => HEX4_to_HEX7_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => HEX4_to_HEX7_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => HEX4_to_HEX7_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => HEX4_to_HEX7_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => HEX4_to_HEX7_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => HEX4_to_HEX7_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => HEX4_to_HEX7_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => HEX4_to_HEX7_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => HEX4_to_HEX7_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => HEX4_to_HEX7_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => HEX4_to_HEX7_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_HEX4_to_HEX7_s1_end_xfer~reg0.PRESET
HEX4_to_HEX7_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_chipselect <= internal_cpu_data_master_qualified_request_HEX4_to_HEX7_s1~1.DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_write_n <= HEX4_to_HEX7_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
HEX4_to_HEX7_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_HEX4_to_HEX7_s1 <= internal_cpu_data_master_qualified_request_HEX4_to_HEX7_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_HEX4_to_HEX7_s1 <= internal_cpu_data_master_qualified_request_HEX4_to_HEX7_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_HEX4_to_HEX7_s1 <= <GND>
cpu_data_master_requests_HEX4_to_HEX7_s1 <= internal_cpu_data_master_requests_HEX4_to_HEX7_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_HEX4_to_HEX7_s1_end_xfer <= d1_HEX4_to_HEX7_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|HEX4_to_HEX7:the_HEX4_to_HEX7
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[27].CLK
clk => data_out[26].CLK
clk => data_out[25].CLK
clk => data_out[24].CLK
clk => data_out[23].CLK
clk => data_out[22].CLK
clk => data_out[21].CLK
clk => data_out[20].CLK
clk => data_out[19].CLK
clk => data_out[18].CLK
clk => data_out[17].CLK
clk => data_out[16].CLK
clk => data_out[15].CLK
clk => data_out[14].CLK
clk => data_out[13].CLK
clk => data_out[12].CLK
clk => data_out[11].CLK
clk => data_out[10].CLK
clk => data_out[9].CLK
clk => data_out[8].CLK
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[27].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => data_out[19].DATAIN
writedata[20] => data_out[20].DATAIN
writedata[21] => data_out[21].DATAIN
writedata[22] => data_out[22].DATAIN
writedata[23] => data_out[23].DATAIN
writedata[24] => data_out[24].DATAIN
writedata[25] => data_out[25].DATAIN
writedata[26] => data_out[26].DATAIN
writedata[27] => data_out[27].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_port[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_port[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_port[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_port[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_port[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_port[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_port[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
out_port[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
out_port[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|KEYS_s1_arbitrator:the_KEYS_s1
KEYS_s1_readdata[0] => KEYS_s1_readdata_from_sa[0].DATAIN
KEYS_s1_readdata[1] => KEYS_s1_readdata_from_sa[1].DATAIN
KEYS_s1_readdata[2] => KEYS_s1_readdata_from_sa[2].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_KEYS_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => KEYS_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => KEYS_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => KEYS_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_KEYS_s1~2.IN0
cpu_data_master_read => internal_cpu_data_master_requests_KEYS_s1~0.IN0
cpu_data_master_write => internal_cpu_data_master_requests_KEYS_s1~0.IN1
reset_n => KEYS_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_KEYS_s1_end_xfer~reg0.PRESET
KEYS_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
KEYS_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
KEYS_s1_readdata_from_sa[0] <= KEYS_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
KEYS_s1_readdata_from_sa[1] <= KEYS_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
KEYS_s1_readdata_from_sa[2] <= KEYS_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
KEYS_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_KEYS_s1 <= internal_cpu_data_master_requests_KEYS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_KEYS_s1 <= internal_cpu_data_master_requests_KEYS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_KEYS_s1 <= <GND>
cpu_data_master_requests_KEYS_s1 <= internal_cpu_data_master_requests_KEYS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_KEYS_s1_end_xfer <= d1_KEYS_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|KEYS:the_KEYS
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|LED_G_s1_arbitrator:the_LED_G_s1
clk => d1_reasons_to_wait.CLK
clk => d1_LED_G_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LED_G_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LED_G_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_byteenable[0] => LED_G_s1_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => LED_G_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_LED_G_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_LED_G_s1~0.IN0
cpu_data_master_write => LED_G_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_LED_G_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_LED_G_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_LED_G_s1~0.IN0
cpu_data_master_writedata[0] => LED_G_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => LED_G_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => LED_G_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => LED_G_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => LED_G_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => LED_G_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => LED_G_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => LED_G_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => LED_G_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_LED_G_s1_end_xfer~reg0.PRESET
LED_G_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_chipselect <= internal_cpu_data_master_qualified_request_LED_G_s1~1.DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_write_n <= LED_G_s1_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LED_G_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LED_G_s1 <= internal_cpu_data_master_qualified_request_LED_G_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LED_G_s1 <= internal_cpu_data_master_qualified_request_LED_G_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LED_G_s1 <= <GND>
cpu_data_master_requests_LED_G_s1 <= internal_cpu_data_master_requests_LED_G_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_LED_G_s1_end_xfer <= d1_LED_G_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|LED_G:the_LED_G
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|LED_R_s1_arbitrator:the_LED_R_s1
clk => d1_reasons_to_wait.CLK
clk => d1_LED_R_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => LED_R_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => LED_R_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => LED_R_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_LED_R_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_LED_R_s1~0.IN0
cpu_data_master_write => LED_R_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_LED_R_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_LED_R_s1~2.IN0
cpu_data_master_write => internal_cpu_data_master_requests_LED_R_s1~0.IN0
cpu_data_master_writedata[0] => LED_R_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => LED_R_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => LED_R_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => LED_R_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => LED_R_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => LED_R_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => LED_R_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => LED_R_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => LED_R_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => LED_R_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => LED_R_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => LED_R_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => LED_R_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => LED_R_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => LED_R_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => LED_R_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => LED_R_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => LED_R_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => LED_R_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_LED_R_s1_end_xfer~reg0.PRESET
LED_R_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_chipselect <= internal_cpu_data_master_qualified_request_LED_R_s1~1.DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_write_n <= LED_R_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
LED_R_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_LED_R_s1 <= internal_cpu_data_master_qualified_request_LED_R_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_LED_R_s1 <= internal_cpu_data_master_qualified_request_LED_R_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_LED_R_s1 <= <GND>
cpu_data_master_requests_LED_R_s1 <= internal_cpu_data_master_requests_LED_R_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_LED_R_s1_end_xfer <= d1_LED_R_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|LED_R:the_LED_R
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process0~0.IN1
clk => data_out[17].CLK
clk => data_out[16].CLK
clk => data_out[15].CLK
clk => data_out[14].CLK
clk => data_out[13].CLK
clk => data_out[12].CLK
clk => data_out[11].CLK
clk => data_out[10].CLK
clk => data_out[9].CLK
clk => data_out[8].CLK
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[17].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => process0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|SWITCHS_s1_arbitrator:the_SWITCHS_s1
SWITCHS_s1_readdata[0] => SWITCHS_s1_readdata_from_sa[0].DATAIN
SWITCHS_s1_readdata[1] => SWITCHS_s1_readdata_from_sa[1].DATAIN
SWITCHS_s1_readdata[2] => SWITCHS_s1_readdata_from_sa[2].DATAIN
SWITCHS_s1_readdata[3] => SWITCHS_s1_readdata_from_sa[3].DATAIN
SWITCHS_s1_readdata[4] => SWITCHS_s1_readdata_from_sa[4].DATAIN
SWITCHS_s1_readdata[5] => SWITCHS_s1_readdata_from_sa[5].DATAIN
SWITCHS_s1_readdata[6] => SWITCHS_s1_readdata_from_sa[6].DATAIN
SWITCHS_s1_readdata[7] => SWITCHS_s1_readdata_from_sa[7].DATAIN
SWITCHS_s1_readdata[8] => SWITCHS_s1_readdata_from_sa[8].DATAIN
SWITCHS_s1_readdata[9] => SWITCHS_s1_readdata_from_sa[9].DATAIN
SWITCHS_s1_readdata[10] => SWITCHS_s1_readdata_from_sa[10].DATAIN
SWITCHS_s1_readdata[11] => SWITCHS_s1_readdata_from_sa[11].DATAIN
SWITCHS_s1_readdata[12] => SWITCHS_s1_readdata_from_sa[12].DATAIN
SWITCHS_s1_readdata[13] => SWITCHS_s1_readdata_from_sa[13].DATAIN
SWITCHS_s1_readdata[14] => SWITCHS_s1_readdata_from_sa[14].DATAIN
SWITCHS_s1_readdata[15] => SWITCHS_s1_readdata_from_sa[15].DATAIN
SWITCHS_s1_readdata[16] => SWITCHS_s1_readdata_from_sa[16].DATAIN
SWITCHS_s1_readdata[17] => SWITCHS_s1_readdata_from_sa[17].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_SWITCHS_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => SWITCHS_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => SWITCHS_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_read => SWITCHS_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_SWITCHS_s1~2.IN0
cpu_data_master_read => internal_cpu_data_master_requests_SWITCHS_s1~0.IN0
cpu_data_master_write => internal_cpu_data_master_requests_SWITCHS_s1~0.IN1
reset_n => SWITCHS_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_SWITCHS_s1_end_xfer~reg0.PRESET
SWITCHS_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[0] <= SWITCHS_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[1] <= SWITCHS_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[2] <= SWITCHS_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[3] <= SWITCHS_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[4] <= SWITCHS_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[5] <= SWITCHS_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[6] <= SWITCHS_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[7] <= SWITCHS_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[8] <= SWITCHS_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[9] <= SWITCHS_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[10] <= SWITCHS_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[11] <= SWITCHS_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[12] <= SWITCHS_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[13] <= SWITCHS_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[14] <= SWITCHS_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[15] <= SWITCHS_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[16] <= SWITCHS_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_readdata_from_sa[17] <= SWITCHS_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
SWITCHS_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_SWITCHS_s1 <= internal_cpu_data_master_requests_SWITCHS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_SWITCHS_s1 <= internal_cpu_data_master_requests_SWITCHS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_SWITCHS_s1 <= <GND>
cpu_data_master_requests_SWITCHS_s1 <= internal_cpu_data_master_requests_SWITCHS_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_SWITCHS_s1_end_xfer <= d1_SWITCHS_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|SWITCHS:the_SWITCHS
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[17]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN37
cpu_data_master_address_to_slave[12] => Equal0.IN36
cpu_data_master_address_to_slave[13] => Equal0.IN35
cpu_data_master_address_to_slave[14] => Equal0.IN34
cpu_data_master_address_to_slave[15] => Equal0.IN33
cpu_data_master_address_to_slave[16] => Equal0.IN32
cpu_data_master_address_to_slave[17] => Equal0.IN31
cpu_data_master_address_to_slave[18] => Equal0.IN30
cpu_data_master_byteenable[0] => A_WE_StdLogicVector~21.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector~20.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector~19.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector~18.DATAB
cpu_data_master_debugaccess => A_WE_StdLogicVector~22.DATAB
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector~17.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector~16.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector~15.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector~14.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector~13.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector~12.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector~11.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector~10.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector~9.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN37
cpu_instruction_master_address_to_slave[12] => Equal1.IN36
cpu_instruction_master_address_to_slave[13] => Equal1.IN35
cpu_instruction_master_address_to_slave[14] => Equal1.IN34
cpu_instruction_master_address_to_slave[15] => Equal1.IN33
cpu_instruction_master_address_to_slave[16] => Equal1.IN32
cpu_instruction_master_address_to_slave[17] => Equal1.IN31
cpu_instruction_master_address_to_slave[18] => Equal1.IN30
cpu_instruction_master_latency_counter => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_cpu_jtag_debug_module~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= <GND>
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu_data_master_arbitrator:the_cpu_data_master
CPU_MEM_s1_readdata_from_sa[0] => cpu_data_master_readdata~0.IN1
CPU_MEM_s1_readdata_from_sa[1] => cpu_data_master_readdata~1.IN1
CPU_MEM_s1_readdata_from_sa[2] => cpu_data_master_readdata~2.IN1
CPU_MEM_s1_readdata_from_sa[3] => cpu_data_master_readdata~3.IN1
CPU_MEM_s1_readdata_from_sa[4] => cpu_data_master_readdata~4.IN1
CPU_MEM_s1_readdata_from_sa[5] => cpu_data_master_readdata~5.IN1
CPU_MEM_s1_readdata_from_sa[6] => cpu_data_master_readdata~6.IN1
CPU_MEM_s1_readdata_from_sa[7] => cpu_data_master_readdata~7.IN1
CPU_MEM_s1_readdata_from_sa[8] => cpu_data_master_readdata~8.IN1
CPU_MEM_s1_readdata_from_sa[9] => cpu_data_master_readdata~9.IN1
CPU_MEM_s1_readdata_from_sa[10] => cpu_data_master_readdata~10.IN1
CPU_MEM_s1_readdata_from_sa[11] => cpu_data_master_readdata~11.IN1
CPU_MEM_s1_readdata_from_sa[12] => cpu_data_master_readdata~12.IN1
CPU_MEM_s1_readdata_from_sa[13] => cpu_data_master_readdata~13.IN1
CPU_MEM_s1_readdata_from_sa[14] => cpu_data_master_readdata~14.IN1
CPU_MEM_s1_readdata_from_sa[15] => cpu_data_master_readdata~15.IN1
CPU_MEM_s1_readdata_from_sa[16] => cpu_data_master_readdata~16.IN1
CPU_MEM_s1_readdata_from_sa[17] => cpu_data_master_readdata~17.IN1
CPU_MEM_s1_readdata_from_sa[18] => cpu_data_master_readdata~18.IN1
CPU_MEM_s1_readdata_from_sa[19] => cpu_data_master_readdata~19.IN1
CPU_MEM_s1_readdata_from_sa[20] => cpu_data_master_readdata~20.IN1
CPU_MEM_s1_readdata_from_sa[21] => cpu_data_master_readdata~21.IN1
CPU_MEM_s1_readdata_from_sa[22] => cpu_data_master_readdata~22.IN1
CPU_MEM_s1_readdata_from_sa[23] => cpu_data_master_readdata~23.IN1
CPU_MEM_s1_readdata_from_sa[24] => cpu_data_master_readdata~24.IN1
CPU_MEM_s1_readdata_from_sa[25] => cpu_data_master_readdata~25.IN1
CPU_MEM_s1_readdata_from_sa[26] => cpu_data_master_readdata~26.IN1
CPU_MEM_s1_readdata_from_sa[27] => cpu_data_master_readdata~27.IN1
CPU_MEM_s1_readdata_from_sa[28] => cpu_data_master_readdata~28.IN1
CPU_MEM_s1_readdata_from_sa[29] => cpu_data_master_readdata~29.IN1
CPU_MEM_s1_readdata_from_sa[30] => cpu_data_master_readdata~30.IN1
CPU_MEM_s1_readdata_from_sa[31] => cpu_data_master_readdata~31.IN1
KEYS_s1_readdata_from_sa[0] => cpu_data_master_readdata~32.IN1
KEYS_s1_readdata_from_sa[1] => cpu_data_master_readdata~33.IN1
KEYS_s1_readdata_from_sa[2] => cpu_data_master_readdata~34.IN1
SWITCHS_s1_readdata_from_sa[0] => cpu_data_master_readdata~67.IN1
SWITCHS_s1_readdata_from_sa[1] => cpu_data_master_readdata~68.IN1
SWITCHS_s1_readdata_from_sa[2] => cpu_data_master_readdata~69.IN1
SWITCHS_s1_readdata_from_sa[3] => cpu_data_master_readdata~70.IN1
SWITCHS_s1_readdata_from_sa[4] => cpu_data_master_readdata~71.IN1
SWITCHS_s1_readdata_from_sa[5] => cpu_data_master_readdata~72.IN1
SWITCHS_s1_readdata_from_sa[6] => cpu_data_master_readdata~73.IN1
SWITCHS_s1_readdata_from_sa[7] => cpu_data_master_readdata~74.IN1
SWITCHS_s1_readdata_from_sa[8] => cpu_data_master_readdata~75.IN1
SWITCHS_s1_readdata_from_sa[9] => cpu_data_master_readdata~76.IN1
SWITCHS_s1_readdata_from_sa[10] => cpu_data_master_readdata~77.IN1
SWITCHS_s1_readdata_from_sa[11] => cpu_data_master_readdata~78.IN1
SWITCHS_s1_readdata_from_sa[12] => cpu_data_master_readdata~79.IN1
SWITCHS_s1_readdata_from_sa[13] => cpu_data_master_readdata~80.IN1
SWITCHS_s1_readdata_from_sa[14] => cpu_data_master_readdata~81.IN1
SWITCHS_s1_readdata_from_sa[15] => cpu_data_master_readdata~82.IN1
SWITCHS_s1_readdata_from_sa[16] => cpu_data_master_readdata~83.IN1
SWITCHS_s1_readdata_from_sa[17] => cpu_data_master_readdata~84.IN1
clk => internal_cpu_data_master_waitrequest.CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[0].CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_granted_CPU_MEM_s1 => r_0~2.IN1
cpu_data_master_granted_HEX0_s1 => ~NO_FANOUT~
cpu_data_master_granted_HEX1_s1 => ~NO_FANOUT~
cpu_data_master_granted_HEX2_s1 => ~NO_FANOUT~
cpu_data_master_granted_HEX3_s1 => ~NO_FANOUT~
cpu_data_master_granted_HEX4_to_HEX7_s1 => ~NO_FANOUT~
cpu_data_master_granted_KEYS_s1 => ~NO_FANOUT~
cpu_data_master_granted_LED_G_s1 => ~NO_FANOUT~
cpu_data_master_granted_LED_R_s1 => ~NO_FANOUT~
cpu_data_master_granted_SWITCHS_s1 => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_2~1.IN1
cpu_data_master_granted_high_res_timer_s1 => ~NO_FANOUT~
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_lcd_control_slave => ~NO_FANOUT~
cpu_data_master_granted_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_granted_uart_s1 => ~NO_FANOUT~
cpu_data_master_qualified_request_CPU_MEM_s1 => r_0~0.IN0
cpu_data_master_qualified_request_CPU_MEM_s1 => r_0~9.IN0
cpu_data_master_qualified_request_CPU_MEM_s1 => r_0~4.IN0
cpu_data_master_qualified_request_CPU_MEM_s1 => r_0~2.IN0
cpu_data_master_qualified_request_HEX0_s1 => r_0~12.IN1
cpu_data_master_qualified_request_HEX0_s1 => r_0~17.IN1
cpu_data_master_qualified_request_HEX0_s1 => r_0~14.IN1
cpu_data_master_qualified_request_HEX1_s1 => r_0~20.IN1
cpu_data_master_qualified_request_HEX1_s1 => r_0~25.IN1
cpu_data_master_qualified_request_HEX1_s1 => r_0~22.IN1
cpu_data_master_qualified_request_HEX2_s1 => r_0~28.IN1
cpu_data_master_qualified_request_HEX2_s1 => r_0~33.IN1
cpu_data_master_qualified_request_HEX2_s1 => r_0~30.IN1
cpu_data_master_qualified_request_HEX3_s1 => r_0~36.IN1
cpu_data_master_qualified_request_HEX3_s1 => r_1~0.IN1
cpu_data_master_qualified_request_HEX3_s1 => r_0~38.IN1
cpu_data_master_qualified_request_HEX4_to_HEX7_s1 => r_1~2.IN1
cpu_data_master_qualified_request_HEX4_to_HEX7_s1 => r_1~7.IN1
cpu_data_master_qualified_request_HEX4_to_HEX7_s1 => r_1~4.IN1
cpu_data_master_qualified_request_KEYS_s1 => r_1~13.IN1
cpu_data_master_qualified_request_KEYS_s1 => r_1~10.IN1
cpu_data_master_qualified_request_LED_G_s1 => r_1~16.IN1
cpu_data_master_qualified_request_LED_G_s1 => r_1~21.IN1
cpu_data_master_qualified_request_LED_G_s1 => r_1~18.IN1
cpu_data_master_qualified_request_LED_R_s1 => r_1~24.IN1
cpu_data_master_qualified_request_LED_R_s1 => r_1~29.IN1
cpu_data_master_qualified_request_LED_R_s1 => r_1~26.IN1
cpu_data_master_qualified_request_SWITCHS_s1 => r_1~35.IN1
cpu_data_master_qualified_request_SWITCHS_s1 => r_1~32.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2~0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2~6.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2~3.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_2~1.IN0
cpu_data_master_qualified_request_high_res_timer_s1 => r_2~9.IN1
cpu_data_master_qualified_request_high_res_timer_s1 => r_2~14.IN1
cpu_data_master_qualified_request_high_res_timer_s1 => r_2~11.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_2~17.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_2~19.IN1
cpu_data_master_qualified_request_lcd_control_slave => r_2~28.IN1
cpu_data_master_qualified_request_lcd_control_slave => r_2~24.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2~32.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2~37.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2~34.IN1
cpu_data_master_qualified_request_uart_s1 => r_3~0.IN1
cpu_data_master_read => r_2~35.IN0
cpu_data_master_read => r_2~25.IN0
cpu_data_master_read => r_2~12.IN0
cpu_data_master_read => r_2~4.IN0
cpu_data_master_read => r_1~33.IN0
cpu_data_master_read => r_1~27.IN0
cpu_data_master_read => r_1~19.IN0
cpu_data_master_read => r_1~11.IN0
cpu_data_master_read => r_1~5.IN0
cpu_data_master_read => r_0~39.IN0
cpu_data_master_read => r_0~31.IN0
cpu_data_master_read => r_0~23.IN0
cpu_data_master_read => r_0~15.IN0
cpu_data_master_read => r_0~8.IN0
cpu_data_master_read => r_0~5.IN1
cpu_data_master_read => r_2~34.IN0
cpu_data_master_read => r_2~24.IN0
cpu_data_master_read => r_2~11.IN0
cpu_data_master_read => r_2~3.IN0
cpu_data_master_read => r_1~32.IN0
cpu_data_master_read => r_1~26.IN0
cpu_data_master_read => r_1~18.IN0
cpu_data_master_read => r_1~10.IN0
cpu_data_master_read => r_1~4.IN0
cpu_data_master_read => r_0~38.IN0
cpu_data_master_read => r_0~30.IN0
cpu_data_master_read => r_0~22.IN0
cpu_data_master_read => r_0~14.IN0
cpu_data_master_read => r_0~4.IN1
cpu_data_master_read_data_valid_CPU_MEM_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_HEX0_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_HEX1_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_HEX2_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_HEX3_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_HEX4_to_HEX7_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_KEYS_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_LED_G_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_LED_R_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_SWITCHS_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_high_res_timer_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_lcd_control_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_uart_s1 => ~NO_FANOUT~
cpu_data_master_requests_CPU_MEM_s1 => r_0~1.IN1
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~31.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~30.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~29.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~28.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~27.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~26.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~25.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~24.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~23.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~22.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~21.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~20.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~19.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~18.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~17.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~16.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~15.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~14.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~13.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~12.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~11.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~10.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~9.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~8.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~7.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~6.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~5.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~4.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~3.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~2.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~1.IN0
cpu_data_master_requests_CPU_MEM_s1 => cpu_data_master_readdata~0.IN0
cpu_data_master_requests_HEX0_s1 => r_0~12.IN0
cpu_data_master_requests_HEX1_s1 => r_0~20.IN0
cpu_data_master_requests_HEX2_s1 => r_0~28.IN0
cpu_data_master_requests_HEX3_s1 => r_0~36.IN0
cpu_data_master_requests_HEX4_to_HEX7_s1 => r_1~2.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~66.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~65.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~64.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~63.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~62.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~61.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~60.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~59.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~58.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~57.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~56.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~55.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~54.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~53.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~52.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~51.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~50.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~49.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~48.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~47.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~46.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~45.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~44.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~43.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~42.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~41.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~40.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~39.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~38.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~34.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~33.IN0
cpu_data_master_requests_KEYS_s1 => cpu_data_master_readdata~32.IN0
cpu_data_master_requests_LED_G_s1 => r_1~16.IN0
cpu_data_master_requests_LED_R_s1 => r_1~24.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~116.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~115.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~114.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~113.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~112.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~111.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~110.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~109.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~108.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~107.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~106.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~105.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~104.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~103.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~84.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~83.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~82.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~81.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~80.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~79.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~78.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~77.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~76.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~75.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~74.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~73.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~72.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~71.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~70.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~69.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~68.IN0
cpu_data_master_requests_SWITCHS_s1 => cpu_data_master_readdata~67.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_2~0.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~148.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~147.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~146.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~145.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~144.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~143.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~142.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~141.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~140.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~139.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~138.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~137.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~136.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~135.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~134.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~133.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~132.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~131.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~130.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~129.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~128.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~127.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~126.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~125.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~124.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~123.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~122.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~121.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~120.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~119.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~118.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata~117.IN0
cpu_data_master_requests_high_res_timer_s1 => r_2~9.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~228.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~227.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~226.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~225.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~224.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~223.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~222.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~221.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~220.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~219.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~218.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~217.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~216.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~215.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~214.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~213.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~196.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~195.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~194.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~193.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~192.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~191.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~190.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~189.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~188.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~187.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~186.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~185.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~184.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~183.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~182.IN0
cpu_data_master_requests_high_res_timer_s1 => cpu_data_master_readdata~181.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[0].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[1].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[2].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[3].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[4].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[5].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[6].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[7].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[8].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[9].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[10].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[11].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[12].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[13].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[14].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[15].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[16].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[17].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[18].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[19].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[20].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[21].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[22].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[23].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[24].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[25].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[26].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[27].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[28].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[29].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[30].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata[31].IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_2~17.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~260.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~259.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~258.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~257.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~256.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~255.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~254.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~253.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~252.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~251.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~250.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~249.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~248.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~247.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~246.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~245.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~244.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~243.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~242.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~241.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~240.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~239.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~238.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~237.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~236.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~235.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~234.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~233.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~232.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~231.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~230.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~229.IN1
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~332.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~331.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~330.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~329.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~328.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~327.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~326.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~325.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~324.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~323.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~322.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~321.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~320.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~319.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~318.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~317.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~316.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~315.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~314.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~313.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~312.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~311.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~310.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~309.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~300.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~299.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~298.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~297.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~296.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~295.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~294.IN0
cpu_data_master_requests_lcd_control_slave => cpu_data_master_readdata~293.IN0
cpu_data_master_requests_sys_clk_timer_s1 => r_2~32.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~380.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~379.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~378.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~377.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~376.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~375.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~374.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~373.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~372.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~371.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~370.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~369.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~368.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~367.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~366.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~365.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~348.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~347.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~346.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~345.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~344.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~343.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~342.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~341.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~340.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~339.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~338.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~337.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~336.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~335.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~334.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata~333.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~428.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~427.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~426.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~425.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~424.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~423.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~422.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~421.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~420.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~419.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~418.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~417.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~416.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~415.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~414.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~413.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~396.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~395.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~394.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~393.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~392.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~391.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~390.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~389.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~388.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~387.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~386.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~385.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~384.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~383.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~382.IN0
cpu_data_master_requests_uart_s1 => cpu_data_master_readdata~381.IN0
cpu_data_master_write => r_2~38.IN0
cpu_data_master_write => r_2~29.IN0
cpu_data_master_write => r_2~15.IN0
cpu_data_master_write => r_2~7.IN0
cpu_data_master_write => r_1~36.IN0
cpu_data_master_write => r_1~30.IN0
cpu_data_master_write => r_1~22.IN0
cpu_data_master_write => r_1~14.IN0
cpu_data_master_write => r_1~8.IN0
cpu_data_master_write => r_1~1.IN0
cpu_data_master_write => r_0~34.IN0
cpu_data_master_write => r_0~26.IN0
cpu_data_master_write => r_0~18.IN0
cpu_data_master_write => r_0~8.IN1
cpu_data_master_write => r_2~37.IN0
cpu_data_master_write => r_2~28.IN0
cpu_data_master_write => r_2~14.IN0
cpu_data_master_write => r_2~6.IN0
cpu_data_master_write => r_1~35.IN0
cpu_data_master_write => r_1~29.IN0
cpu_data_master_write => r_1~21.IN0
cpu_data_master_write => r_1~13.IN0
cpu_data_master_write => r_1~7.IN0
cpu_data_master_write => r_1~0.IN0
cpu_data_master_write => r_0~33.IN0
cpu_data_master_write => r_0~25.IN0
cpu_data_master_write => r_0~17.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~117.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~118.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~119.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~120.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~121.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~122.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~123.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~124.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~125.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~126.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~127.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~128.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~129.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~130.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~131.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~132.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~133.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~134.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~135.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~136.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~137.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~138.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~139.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~140.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~141.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~142.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~143.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~144.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~145.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~146.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~147.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~148.IN1
d1_CPU_MEM_s1_end_xfer => ~NO_FANOUT~
d1_HEX0_s1_end_xfer => ~NO_FANOUT~
d1_HEX1_s1_end_xfer => ~NO_FANOUT~
d1_HEX2_s1_end_xfer => ~NO_FANOUT~
d1_HEX3_s1_end_xfer => ~NO_FANOUT~
d1_HEX4_to_HEX7_s1_end_xfer => ~NO_FANOUT~
d1_KEYS_s1_end_xfer => ~NO_FANOUT~
d1_LED_G_s1_end_xfer => ~NO_FANOUT~
d1_LED_R_s1_end_xfer => ~NO_FANOUT~
d1_SWITCHS_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_high_res_timer_s1_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_control_slave_end_xfer => ~NO_FANOUT~
d1_sys_clk_timer_s1_end_xfer => ~NO_FANOUT~
d1_uart_s1_end_xfer => ~NO_FANOUT~
high_res_timer_s1_irq_from_sa => cpu_data_master_irq[2].DATAIN
high_res_timer_s1_readdata_from_sa[0] => cpu_data_master_readdata~181.IN1
high_res_timer_s1_readdata_from_sa[1] => cpu_data_master_readdata~182.IN1
high_res_timer_s1_readdata_from_sa[2] => cpu_data_master_readdata~183.IN1
high_res_timer_s1_readdata_from_sa[3] => cpu_data_master_readdata~184.IN1
high_res_timer_s1_readdata_from_sa[4] => cpu_data_master_readdata~185.IN1
high_res_timer_s1_readdata_from_sa[5] => cpu_data_master_readdata~186.IN1
high_res_timer_s1_readdata_from_sa[6] => cpu_data_master_readdata~187.IN1
high_res_timer_s1_readdata_from_sa[7] => cpu_data_master_readdata~188.IN1
high_res_timer_s1_readdata_from_sa[8] => cpu_data_master_readdata~189.IN1
high_res_timer_s1_readdata_from_sa[9] => cpu_data_master_readdata~190.IN1
high_res_timer_s1_readdata_from_sa[10] => cpu_data_master_readdata~191.IN1
high_res_timer_s1_readdata_from_sa[11] => cpu_data_master_readdata~192.IN1
high_res_timer_s1_readdata_from_sa[12] => cpu_data_master_readdata~193.IN1
high_res_timer_s1_readdata_from_sa[13] => cpu_data_master_readdata~194.IN1
high_res_timer_s1_readdata_from_sa[14] => cpu_data_master_readdata~195.IN1
high_res_timer_s1_readdata_from_sa[15] => cpu_data_master_readdata~196.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata[0].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata[1].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata[2].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata[3].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata[4].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata[5].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata[6].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata[7].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata[8].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata[9].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata[10].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata[11].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata[12].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata[13].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata[14].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata[15].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata[16].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata[17].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata[18].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata[19].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata[20].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata[21].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata[22].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata[23].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata[24].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata[25].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata[26].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata[27].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata[28].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata[29].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata[30].IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata[31].IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_2~20.IN1
lcd_control_slave_readdata_from_sa[0] => cpu_data_master_readdata~293.IN1
lcd_control_slave_readdata_from_sa[1] => cpu_data_master_readdata~294.IN1
lcd_control_slave_readdata_from_sa[2] => cpu_data_master_readdata~295.IN1
lcd_control_slave_readdata_from_sa[3] => cpu_data_master_readdata~296.IN1
lcd_control_slave_readdata_from_sa[4] => cpu_data_master_readdata~297.IN1
lcd_control_slave_readdata_from_sa[5] => cpu_data_master_readdata~298.IN1
lcd_control_slave_readdata_from_sa[6] => cpu_data_master_readdata~299.IN1
lcd_control_slave_readdata_from_sa[7] => cpu_data_master_readdata~300.IN1
lcd_control_slave_wait_counter_eq_0 => ~NO_FANOUT~
lcd_control_slave_wait_counter_eq_1 => r_2~29.IN1
lcd_control_slave_wait_counter_eq_1 => r_2~25.IN1
registered_cpu_data_master_read_data_valid_CPU_MEM_s1 => r_0~5.IN0
registered_cpu_data_master_read_data_valid_CPU_MEM_s1 => r_0~0.IN1
reset_n => internal_cpu_data_master_waitrequest.PRESET
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[0].ACLR
sys_clk_timer_s1_irq_from_sa => cpu_data_master_irq[1].DATAIN
sys_clk_timer_s1_readdata_from_sa[0] => cpu_data_master_readdata~333.IN1
sys_clk_timer_s1_readdata_from_sa[1] => cpu_data_master_readdata~334.IN1
sys_clk_timer_s1_readdata_from_sa[2] => cpu_data_master_readdata~335.IN1
sys_clk_timer_s1_readdata_from_sa[3] => cpu_data_master_readdata~336.IN1
sys_clk_timer_s1_readdata_from_sa[4] => cpu_data_master_readdata~337.IN1
sys_clk_timer_s1_readdata_from_sa[5] => cpu_data_master_readdata~338.IN1
sys_clk_timer_s1_readdata_from_sa[6] => cpu_data_master_readdata~339.IN1
sys_clk_timer_s1_readdata_from_sa[7] => cpu_data_master_readdata~340.IN1
sys_clk_timer_s1_readdata_from_sa[8] => cpu_data_master_readdata~341.IN1
sys_clk_timer_s1_readdata_from_sa[9] => cpu_data_master_readdata~342.IN1
sys_clk_timer_s1_readdata_from_sa[10] => cpu_data_master_readdata~343.IN1
sys_clk_timer_s1_readdata_from_sa[11] => cpu_data_master_readdata~344.IN1
sys_clk_timer_s1_readdata_from_sa[12] => cpu_data_master_readdata~345.IN1
sys_clk_timer_s1_readdata_from_sa[13] => cpu_data_master_readdata~346.IN1
sys_clk_timer_s1_readdata_from_sa[14] => cpu_data_master_readdata~347.IN1
sys_clk_timer_s1_readdata_from_sa[15] => cpu_data_master_readdata~348.IN1
uart_s1_irq_from_sa => cpu_data_master_irq[3].DATAIN
uart_s1_readdata_from_sa[0] => cpu_data_master_readdata~381.IN1
uart_s1_readdata_from_sa[1] => cpu_data_master_readdata~382.IN1
uart_s1_readdata_from_sa[2] => cpu_data_master_readdata~383.IN1
uart_s1_readdata_from_sa[3] => cpu_data_master_readdata~384.IN1
uart_s1_readdata_from_sa[4] => cpu_data_master_readdata~385.IN1
uart_s1_readdata_from_sa[5] => cpu_data_master_readdata~386.IN1
uart_s1_readdata_from_sa[6] => cpu_data_master_readdata~387.IN1
uart_s1_readdata_from_sa[7] => cpu_data_master_readdata~388.IN1
uart_s1_readdata_from_sa[8] => cpu_data_master_readdata~389.IN1
uart_s1_readdata_from_sa[9] => cpu_data_master_readdata~390.IN1
uart_s1_readdata_from_sa[10] => cpu_data_master_readdata~391.IN1
uart_s1_readdata_from_sa[11] => cpu_data_master_readdata~392.IN1
uart_s1_readdata_from_sa[12] => cpu_data_master_readdata~393.IN1
uart_s1_readdata_from_sa[13] => cpu_data_master_readdata~394.IN1
uart_s1_readdata_from_sa[14] => cpu_data_master_readdata~395.IN1
uart_s1_readdata_from_sa[15] => cpu_data_master_readdata~396.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= sys_clk_timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[2] <= high_res_timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= uart_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_readdata[0] <= cpu_data_master_readdata~397.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~398.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~399.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~400.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~401.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~402.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~403.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~404.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~405.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~406.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~407.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~408.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~409.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~410.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~411.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~412.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~413.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~414.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~415.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~416.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~417.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~418.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~419.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~420.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~421.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~422.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~423.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~424.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~425.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~426.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~427.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~428.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
CPU_MEM_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~0.IN1
CPU_MEM_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~1.IN1
CPU_MEM_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~2.IN1
CPU_MEM_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~3.IN1
CPU_MEM_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~4.IN1
CPU_MEM_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~5.IN1
CPU_MEM_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~6.IN1
CPU_MEM_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~7.IN1
CPU_MEM_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~8.IN1
CPU_MEM_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~9.IN1
CPU_MEM_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~10.IN1
CPU_MEM_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~11.IN1
CPU_MEM_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~12.IN1
CPU_MEM_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~13.IN1
CPU_MEM_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~14.IN1
CPU_MEM_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~15.IN1
CPU_MEM_s1_readdata_from_sa[16] => cpu_instruction_master_readdata~16.IN1
CPU_MEM_s1_readdata_from_sa[17] => cpu_instruction_master_readdata~17.IN1
CPU_MEM_s1_readdata_from_sa[18] => cpu_instruction_master_readdata~18.IN1
CPU_MEM_s1_readdata_from_sa[19] => cpu_instruction_master_readdata~19.IN1
CPU_MEM_s1_readdata_from_sa[20] => cpu_instruction_master_readdata~20.IN1
CPU_MEM_s1_readdata_from_sa[21] => cpu_instruction_master_readdata~21.IN1
CPU_MEM_s1_readdata_from_sa[22] => cpu_instruction_master_readdata~22.IN1
CPU_MEM_s1_readdata_from_sa[23] => cpu_instruction_master_readdata~23.IN1
CPU_MEM_s1_readdata_from_sa[24] => cpu_instruction_master_readdata~24.IN1
CPU_MEM_s1_readdata_from_sa[25] => cpu_instruction_master_readdata~25.IN1
CPU_MEM_s1_readdata_from_sa[26] => cpu_instruction_master_readdata~26.IN1
CPU_MEM_s1_readdata_from_sa[27] => cpu_instruction_master_readdata~27.IN1
CPU_MEM_s1_readdata_from_sa[28] => cpu_instruction_master_readdata~28.IN1
CPU_MEM_s1_readdata_from_sa[29] => cpu_instruction_master_readdata~29.IN1
CPU_MEM_s1_readdata_from_sa[30] => cpu_instruction_master_readdata~30.IN1
CPU_MEM_s1_readdata_from_sa[31] => cpu_instruction_master_readdata~31.IN1
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
clk => internal_cpu_instruction_master_latency_counter.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_granted_CPU_MEM_s1 => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_CPU_MEM_s1 => r_0~1.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_cpu_jtag_debug_module => r_2~1.IN0
cpu_instruction_master_qualified_request_CPU_MEM_s1 => r_0~0.IN1
cpu_instruction_master_qualified_request_CPU_MEM_s1 => r_0~3.IN1
cpu_instruction_master_qualified_request_CPU_MEM_s1 => r_0~1.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata~32.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2~3.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_2~1.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter~0.IN0
cpu_instruction_master_read => cpu_instruction_master_readdata~32.IN0
cpu_instruction_master_read => r_2~4.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => r_2~3.IN0
cpu_instruction_master_read => r_0~3.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdatavalid~2.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdatavalid~0.IN1
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~31.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~30.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~29.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~28.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~27.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~26.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~25.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~24.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~23.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~22.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~21.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~20.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~19.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~18.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~17.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~16.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~15.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~14.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~13.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~12.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~11.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~10.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~9.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~8.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~7.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~6.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~5.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~4.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~3.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~2.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~1.IN0
cpu_instruction_master_read_data_valid_CPU_MEM_s1 => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid~3.IN1
cpu_instruction_master_requests_CPU_MEM_s1 => p1_cpu_instruction_master_latency_counter.DATAB
cpu_instruction_master_requests_CPU_MEM_s1 => r_0~0.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => r_2~0.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~33.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~34.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~35.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~36.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~37.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~38.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~39.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~40.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~41.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~42.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~43.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~44.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~45.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~46.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~47.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~48.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~49.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~50.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~51.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~52.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~53.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~54.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~55.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~56.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~57.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~58.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~59.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~60.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~61.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~62.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~63.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~64.IN1
d1_CPU_MEM_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_2~4.IN1
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => internal_cpu_instruction_master_latency_counter.ACLR
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter <= internal_cpu_instruction_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~65.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~66.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~67.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~68.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~69.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~70.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~71.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~72.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~73.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~74.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~75.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~76.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~77.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~78.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~79.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~80.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~81.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~82.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~83.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~84.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~85.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~86.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~87.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~88.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~89.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~90.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~91.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~92.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~93.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~94.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~95.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~96.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu
clk => cpu_mult_cell:the_cpu_mult_cell.clk
clk => cpu_register_bank_b_module:cpu_register_bank_b.clock
clk => cpu_register_bank_a_module:cpu_register_bank_a.clock
clk => cpu_ic_tag_module:cpu_ic_tag.clock
clk => cpu_ic_data_module:cpu_ic_data.clock
clk => D_inst_ram_hit.CLK
clk => D_issue.CLK
clk => D_kill.CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => F_pc[16].CLK
clk => F_pc[15].CLK
clk => F_pc[14].CLK
clk => F_pc[13].CLK
clk => F_pc[12].CLK
clk => F_pc[11].CLK
clk => F_pc[10].CLK
clk => F_pc[9].CLK
clk => F_pc[8].CLK
clk => F_pc[7].CLK
clk => F_pc[6].CLK
clk => F_pc[5].CLK
clk => F_pc[4].CLK
clk => F_pc[3].CLK
clk => F_pc[2].CLK
clk => F_pc[1].CLK
clk => F_pc[0].CLK
clk => reset_d1.CLK
clk => ic_tag_clr_valid_bits.CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[0].CLK
clk => D_ic_fill_starting_d1.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => ic_fill_active.CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[0].CLK
clk => i_readdata_d1[31].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdatavalid_d1.CLK
clk => internal_i_read.CLK
clk => E_pcb[18].CLK
clk => E_pcb[17].CLK
clk => E_pcb[16].CLK
clk => E_pcb[15].CLK
clk => E_pcb[14].CLK
clk => E_pcb[13].CLK
clk => E_pcb[12].CLK
clk => E_pcb[11].CLK
clk => E_pcb[10].CLK
clk => E_pcb[9].CLK
clk => E_pcb[8].CLK
clk => E_pcb[7].CLK
clk => E_pcb[6].CLK
clk => E_pcb[5].CLK
clk => E_pcb[4].CLK
clk => E_pcb[3].CLK
clk => E_pcb[2].CLK
clk => E_pcb[1].CLK
clk => E_pcb[0].CLK
clk => M_pcb[18].CLK
clk => M_pcb[17].CLK
clk => M_pcb[16].CLK
clk => M_pcb[15].CLK
clk => M_pcb[14].CLK
clk => M_pcb[13].CLK
clk => M_pcb[12].CLK
clk => M_pcb[11].CLK
clk => M_pcb[10].CLK
clk => M_pcb[9].CLK
clk => M_pcb[8].CLK
clk => M_pcb[7].CLK
clk => M_pcb[6].CLK
clk => M_pcb[5].CLK
clk => M_pcb[4].CLK
clk => M_pcb[3].CLK
clk => M_pcb[2].CLK
clk => M_pcb[1].CLK
clk => M_pcb[0].CLK
clk => W_pcb[18].CLK
clk => W_pcb[17].CLK
clk => W_pcb[16].CLK
clk => W_pcb[15].CLK
clk => W_pcb[14].CLK
clk => W_pcb[13].CLK
clk => W_pcb[12].CLK
clk => W_pcb[11].CLK
clk => W_pcb[10].CLK
clk => W_pcb[9].CLK
clk => W_pcb[8].CLK
clk => W_pcb[7].CLK
clk => W_pcb[6].CLK
clk => W_pcb[5].CLK
clk => W_pcb[4].CLK
clk => W_pcb[3].CLK
clk => W_pcb[2].CLK
clk => W_pcb[1].CLK
clk => W_pcb[0].CLK
clk => D_iw[31].CLK
clk => D_iw[30].CLK
clk => D_iw[29].CLK
clk => D_iw[28].CLK
clk => D_iw[27].CLK
clk => D_iw[26].CLK
clk => D_iw[25].CLK
clk => D_iw[24].CLK
clk => D_iw[23].CLK
clk => D_iw[22].CLK
clk => D_iw[21].CLK
clk => D_iw[20].CLK
clk => D_iw[19].CLK
clk => D_iw[18].CLK
clk => D_iw[17].CLK
clk => D_iw[16].CLK
clk => D_iw[15].CLK
clk => D_iw[14].CLK
clk => D_iw[13].CLK
clk => D_iw[12].CLK
clk => D_iw[11].CLK
clk => D_iw[10].CLK
clk => D_iw[9].CLK
clk => D_iw[8].CLK
clk => D_iw[7].CLK
clk => D_iw[6].CLK
clk => D_iw[5].CLK
clk => D_iw[4].CLK
clk => D_iw[3].CLK
clk => D_iw[2].CLK
clk => D_iw[1].CLK
clk => D_iw[0].CLK
clk => D_pc[16].CLK
clk => D_pc[15].CLK
clk => D_pc[14].CLK
clk => D_pc[13].CLK
clk => D_pc[12].CLK
clk => D_pc[11].CLK
clk => D_pc[10].CLK
clk => D_pc[9].CLK
clk => D_pc[8].CLK
clk => D_pc[7].CLK
clk => D_pc[6].CLK
clk => D_pc[5].CLK
clk => D_pc[4].CLK
clk => D_pc[3].CLK
clk => D_pc[2].CLK
clk => D_pc[1].CLK
clk => D_pc[0].CLK
clk => D_pc_plus_one[16].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[0].CLK
clk => E_valid_from_D.CLK
clk => E_iw[31].CLK
clk => E_iw[30].CLK
clk => E_iw[29].CLK
clk => E_iw[28].CLK
clk => E_iw[27].CLK
clk => E_iw[26].CLK
clk => E_iw[25].CLK
clk => E_iw[24].CLK
clk => E_iw[23].CLK
clk => E_iw[22].CLK
clk => E_iw[21].CLK
clk => E_iw[20].CLK
clk => E_iw[19].CLK
clk => E_iw[18].CLK
clk => E_iw[17].CLK
clk => E_iw[16].CLK
clk => E_iw[15].CLK
clk => E_iw[14].CLK
clk => E_iw[13].CLK
clk => E_iw[12].CLK
clk => E_iw[11].CLK
clk => E_iw[10].CLK
clk => E_iw[9].CLK
clk => E_iw[8].CLK
clk => E_iw[7].CLK
clk => E_iw[6].CLK
clk => E_iw[5].CLK
clk => E_iw[4].CLK
clk => E_iw[3].CLK
clk => E_iw[2].CLK
clk => E_iw[1].CLK
clk => E_iw[0].CLK
clk => E_dst_regnum[4].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[0].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_extra_pc[16].CLK
clk => E_extra_pc[15].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[0].CLK
clk => E_pc[16].CLK
clk => E_pc[15].CLK
clk => E_pc[14].CLK
clk => E_pc[13].CLK
clk => E_pc[12].CLK
clk => E_pc[11].CLK
clk => E_pc[10].CLK
clk => E_pc[9].CLK
clk => E_pc[8].CLK
clk => E_pc[7].CLK
clk => E_pc[6].CLK
clk => E_pc[5].CLK
clk => E_pc[4].CLK
clk => E_pc[3].CLK
clk => E_pc[2].CLK
clk => E_pc[1].CLK
clk => E_pc[0].CLK
clk => M_valid_from_E.CLK
clk => M_iw[31].CLK
clk => M_iw[30].CLK
clk => M_iw[29].CLK
clk => M_iw[28].CLK
clk => M_iw[27].CLK
clk => M_iw[26].CLK
clk => M_iw[25].CLK
clk => M_iw[24].CLK
clk => M_iw[23].CLK
clk => M_iw[22].CLK
clk => M_iw[21].CLK
clk => M_iw[20].CLK
clk => M_iw[19].CLK
clk => M_iw[18].CLK
clk => M_iw[17].CLK
clk => M_iw[16].CLK
clk => M_iw[15].CLK
clk => M_iw[14].CLK
clk => M_iw[13].CLK
clk => M_iw[12].CLK
clk => M_iw[11].CLK
clk => M_iw[10].CLK
clk => M_iw[9].CLK
clk => M_iw[8].CLK
clk => M_iw[7].CLK
clk => M_iw[6].CLK
clk => M_iw[5].CLK
clk => M_iw[4].CLK
clk => M_iw[3].CLK
clk => M_iw[2].CLK
clk => M_iw[1].CLK
clk => M_iw[0].CLK
clk => M_mem_byte_en[3].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[0].CLK
clk => M_alu_result[31].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[0].CLK
clk => M_st_data[31].CLK
clk => M_st_data[30].CLK
clk => M_st_data[29].CLK
clk => M_st_data[28].CLK
clk => M_st_data[27].CLK
clk => M_st_data[26].CLK
clk => M_st_data[25].CLK
clk => M_st_data[24].CLK
clk => M_st_data[23].CLK
clk => M_st_data[22].CLK
clk => M_st_data[21].CLK
clk => M_st_data[20].CLK
clk => M_st_data[19].CLK
clk => M_st_data[18].CLK
clk => M_st_data[17].CLK
clk => M_st_data[16].CLK
clk => M_st_data[15].CLK
clk => M_st_data[14].CLK
clk => M_st_data[13].CLK
clk => M_st_data[12].CLK
clk => M_st_data[11].CLK
clk => M_st_data[10].CLK
clk => M_st_data[9].CLK
clk => M_st_data[8].CLK
clk => M_st_data[7].CLK
clk => M_st_data[6].CLK
clk => M_st_data[5].CLK
clk => M_st_data[4].CLK
clk => M_st_data[3].CLK
clk => M_st_data[2].CLK
clk => M_st_data[1].CLK
clk => M_st_data[0].CLK
clk => M_dst_regnum[4].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[0].CLK
clk => M_cmp_result.CLK
clk => M_wr_dst_reg.CLK
clk => M_pipe_flush.CLK
clk => M_pipe_flush_waddr[16].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[0].CLK
clk => av_ld_data_aligned_or_div[31].CLK
clk => av_ld_data_aligned_or_div[30].CLK
clk => av_ld_data_aligned_or_div[29].CLK
clk => av_ld_data_aligned_or_div[28].CLK
clk => av_ld_data_aligned_or_div[27].CLK
clk => av_ld_data_aligned_or_div[26].CLK
clk => av_ld_data_aligned_or_div[25].CLK
clk => av_ld_data_aligned_or_div[24].CLK
clk => av_ld_data_aligned_or_div[23].CLK
clk => av_ld_data_aligned_or_div[22].CLK
clk => av_ld_data_aligned_or_div[21].CLK
clk => av_ld_data_aligned_or_div[20].CLK
clk => av_ld_data_aligned_or_div[19].CLK
clk => av_ld_data_aligned_or_div[18].CLK
clk => av_ld_data_aligned_or_div[17].CLK
clk => av_ld_data_aligned_or_div[16].CLK
clk => av_ld_data_aligned_or_div[15].CLK
clk => av_ld_data_aligned_or_div[14].CLK
clk => av_ld_data_aligned_or_div[13].CLK
clk => av_ld_data_aligned_or_div[12].CLK
clk => av_ld_data_aligned_or_div[11].CLK
clk => av_ld_data_aligned_or_div[10].CLK
clk => av_ld_data_aligned_or_div[9].CLK
clk => av_ld_data_aligned_or_div[8].CLK
clk => av_ld_data_aligned_or_div[7].CLK
clk => av_ld_data_aligned_or_div[6].CLK
clk => av_ld_data_aligned_or_div[5].CLK
clk => av_ld_data_aligned_or_div[4].CLK
clk => av_ld_data_aligned_or_div[3].CLK
clk => av_ld_data_aligned_or_div[2].CLK
clk => av_ld_data_aligned_or_div[1].CLK
clk => av_ld_data_aligned_or_div[0].CLK
clk => av_ld_or_div_done.CLK
clk => W_wr_data[31].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[0].CLK
clk => W_wr_dst_reg.CLK
clk => W_dst_regnum[4].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[0].CLK
clk => W_iw[31].CLK
clk => W_iw[30].CLK
clk => W_iw[29].CLK
clk => W_iw[28].CLK
clk => W_iw[27].CLK
clk => W_iw[26].CLK
clk => W_iw[25].CLK
clk => W_iw[24].CLK
clk => W_iw[23].CLK
clk => W_iw[22].CLK
clk => W_iw[21].CLK
clk => W_iw[20].CLK
clk => W_iw[19].CLK
clk => W_iw[18].CLK
clk => W_iw[17].CLK
clk => W_iw[16].CLK
clk => W_iw[15].CLK
clk => W_iw[14].CLK
clk => W_iw[13].CLK
clk => W_iw[12].CLK
clk => W_iw[11].CLK
clk => W_iw[10].CLK
clk => W_iw[9].CLK
clk => W_iw[8].CLK
clk => W_iw[7].CLK
clk => W_iw[6].CLK
clk => W_iw[5].CLK
clk => W_iw[4].CLK
clk => W_iw[3].CLK
clk => W_iw[2].CLK
clk => W_iw[1].CLK
clk => W_iw[0].CLK
clk => W_valid.CLK
clk => E_src1_hazard_M.CLK
clk => E_src2_hazard_M.CLK
clk => E_src1_prelim[31].CLK
clk => E_src1_prelim[30].CLK
clk => E_src1_prelim[29].CLK
clk => E_src1_prelim[28].CLK
clk => E_src1_prelim[27].CLK
clk => E_src1_prelim[26].CLK
clk => E_src1_prelim[25].CLK
clk => E_src1_prelim[24].CLK
clk => E_src1_prelim[23].CLK
clk => E_src1_prelim[22].CLK
clk => E_src1_prelim[21].CLK
clk => E_src1_prelim[20].CLK
clk => E_src1_prelim[19].CLK
clk => E_src1_prelim[18].CLK
clk => E_src1_prelim[17].CLK
clk => E_src1_prelim[16].CLK
clk => E_src1_prelim[15].CLK
clk => E_src1_prelim[14].CLK
clk => E_src1_prelim[13].CLK
clk => E_src1_prelim[12].CLK
clk => E_src1_prelim[11].CLK
clk => E_src1_prelim[10].CLK
clk => E_src1_prelim[9].CLK
clk => E_src1_prelim[8].CLK
clk => E_src1_prelim[7].CLK
clk => E_src1_prelim[6].CLK
clk => E_src1_prelim[5].CLK
clk => E_src1_prelim[4].CLK
clk => E_src1_prelim[3].CLK
clk => E_src1_prelim[2].CLK
clk => E_src1_prelim[1].CLK
clk => E_src1_prelim[0].CLK
clk => E_src2_prelim[31].CLK
clk => E_src2_prelim[30].CLK
clk => E_src2_prelim[29].CLK
clk => E_src2_prelim[28].CLK
clk => E_src2_prelim[27].CLK
clk => E_src2_prelim[26].CLK
clk => E_src2_prelim[25].CLK
clk => E_src2_prelim[24].CLK
clk => E_src2_prelim[23].CLK
clk => E_src2_prelim[22].CLK
clk => E_src2_prelim[21].CLK
clk => E_src2_prelim[20].CLK
clk => E_src2_prelim[19].CLK
clk => E_src2_prelim[18].CLK
clk => E_src2_prelim[17].CLK
clk => E_src2_prelim[16].CLK
clk => E_src2_prelim[15].CLK
clk => E_src2_prelim[14].CLK
clk => E_src2_prelim[13].CLK
clk => E_src2_prelim[12].CLK
clk => E_src2_prelim[11].CLK
clk => E_src2_prelim[10].CLK
clk => E_src2_prelim[9].CLK
clk => E_src2_prelim[8].CLK
clk => E_src2_prelim[7].CLK
clk => E_src2_prelim[6].CLK
clk => E_src2_prelim[5].CLK
clk => E_src2_prelim[4].CLK
clk => E_src2_prelim[3].CLK
clk => E_src2_prelim[2].CLK
clk => E_src2_prelim[1].CLK
clk => E_src2_prelim[0].CLK
clk => E_src2_imm[31].CLK
clk => E_src2_imm[30].CLK
clk => E_src2_imm[29].CLK
clk => E_src2_imm[28].CLK
clk => E_src2_imm[27].CLK
clk => E_src2_imm[26].CLK
clk => E_src2_imm[25].CLK
clk => E_src2_imm[24].CLK
clk => E_src2_imm[23].CLK
clk => E_src2_imm[22].CLK
clk => E_src2_imm[21].CLK
clk => E_src2_imm[20].CLK
clk => E_src2_imm[19].CLK
clk => E_src2_imm[18].CLK
clk => E_src2_imm[17].CLK
clk => E_src2_imm[16].CLK
clk => E_src2_imm[15].CLK
clk => E_src2_imm[14].CLK
clk => E_src2_imm[13].CLK
clk => E_src2_imm[12].CLK
clk => E_src2_imm[11].CLK
clk => E_src2_imm[10].CLK
clk => E_src2_imm[9].CLK
clk => E_src2_imm[8].CLK
clk => E_src2_imm[7].CLK
clk => E_src2_imm[6].CLK
clk => E_src2_imm[5].CLK
clk => E_src2_imm[4].CLK
clk => E_src2_imm[3].CLK
clk => E_src2_imm[2].CLK
clk => E_src2_imm[1].CLK
clk => E_src2_imm[0].CLK
clk => E_logic_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_compare_op[0].CLK
clk => E_control_rd_data_base_regs[3].CLK
clk => E_control_rd_data_base_regs[2].CLK
clk => E_control_rd_data_base_regs[1].CLK
clk => E_control_rd_data_base_regs[0].CLK
clk => M_status_reg_pie.CLK
clk => M_estatus_reg.CLK
clk => M_bstatus_reg.CLK
clk => M_ienable_reg[31].CLK
clk => M_ienable_reg[30].CLK
clk => M_ienable_reg[29].CLK
clk => M_ienable_reg[28].CLK
clk => M_ienable_reg[27].CLK
clk => M_ienable_reg[26].CLK
clk => M_ienable_reg[25].CLK
clk => M_ienable_reg[24].CLK
clk => M_ienable_reg[23].CLK
clk => M_ienable_reg[22].CLK
clk => M_ienable_reg[21].CLK
clk => M_ienable_reg[20].CLK
clk => M_ienable_reg[19].CLK
clk => M_ienable_reg[18].CLK
clk => M_ienable_reg[17].CLK
clk => M_ienable_reg[16].CLK
clk => M_ienable_reg[15].CLK
clk => M_ienable_reg[14].CLK
clk => M_ienable_reg[13].CLK
clk => M_ienable_reg[12].CLK
clk => M_ienable_reg[11].CLK
clk => M_ienable_reg[10].CLK
clk => M_ienable_reg[9].CLK
clk => M_ienable_reg[8].CLK
clk => M_ienable_reg[7].CLK
clk => M_ienable_reg[6].CLK
clk => M_ienable_reg[5].CLK
clk => M_ienable_reg[4].CLK
clk => M_ienable_reg[3].CLK
clk => M_ienable_reg[2].CLK
clk => M_ienable_reg[1].CLK
clk => M_ienable_reg[0].CLK
clk => M_ipending_reg[31].CLK
clk => M_ipending_reg[30].CLK
clk => M_ipending_reg[29].CLK
clk => M_ipending_reg[28].CLK
clk => M_ipending_reg[27].CLK
clk => M_ipending_reg[26].CLK
clk => M_ipending_reg[25].CLK
clk => M_ipending_reg[24].CLK
clk => M_ipending_reg[23].CLK
clk => M_ipending_reg[22].CLK
clk => M_ipending_reg[21].CLK
clk => M_ipending_reg[20].CLK
clk => M_ipending_reg[19].CLK
clk => M_ipending_reg[18].CLK
clk => M_ipending_reg[17].CLK
clk => M_ipending_reg[16].CLK
clk => M_ipending_reg[15].CLK
clk => M_ipending_reg[14].CLK
clk => M_ipending_reg[13].CLK
clk => M_ipending_reg[12].CLK
clk => M_ipending_reg[11].CLK
clk => M_ipending_reg[10].CLK
clk => M_ipending_reg[9].CLK
clk => M_ipending_reg[8].CLK
clk => M_ipending_reg[7].CLK
clk => M_ipending_reg[6].CLK
clk => M_ipending_reg[5].CLK
clk => M_ipending_reg[4].CLK
clk => M_ipending_reg[3].CLK
clk => M_ipending_reg[2].CLK
clk => M_ipending_reg[1].CLK
clk => M_ipending_reg[0].CLK
clk => hbreak_enabled.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => internal_d_write.CLK
clk => internal_d_read.CLK
clk => d_readdata_d1[31].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[0].CLK
clk => av_ld_aligning_data.CLK
clk => M_mul_src1[31].CLK
clk => M_mul_src1[30].CLK
clk => M_mul_src1[29].CLK
clk => M_mul_src1[28].CLK
clk => M_mul_src1[27].CLK
clk => M_mul_src1[26].CLK
clk => M_mul_src1[25].CLK
clk => M_mul_src1[24].CLK
clk => M_mul_src1[23].CLK
clk => M_mul_src1[22].CLK
clk => M_mul_src1[21].CLK
clk => M_mul_src1[20].CLK
clk => M_mul_src1[19].CLK
clk => M_mul_src1[18].CLK
clk => M_mul_src1[17].CLK
clk => M_mul_src1[16].CLK
clk => M_mul_src1[15].CLK
clk => M_mul_src1[14].CLK
clk => M_mul_src1[13].CLK
clk => M_mul_src1[12].CLK
clk => M_mul_src1[11].CLK
clk => M_mul_src1[10].CLK
clk => M_mul_src1[9].CLK
clk => M_mul_src1[8].CLK
clk => M_mul_src1[7].CLK
clk => M_mul_src1[6].CLK
clk => M_mul_src1[5].CLK
clk => M_mul_src1[4].CLK
clk => M_mul_src1[3].CLK
clk => M_mul_src1[2].CLK
clk => M_mul_src1[1].CLK
clk => M_mul_src1[0].CLK
clk => M_mul_src2[31].CLK
clk => M_mul_src2[30].CLK
clk => M_mul_src2[29].CLK
clk => M_mul_src2[28].CLK
clk => M_mul_src2[27].CLK
clk => M_mul_src2[26].CLK
clk => M_mul_src2[25].CLK
clk => M_mul_src2[24].CLK
clk => M_mul_src2[23].CLK
clk => M_mul_src2[22].CLK
clk => M_mul_src2[21].CLK
clk => M_mul_src2[20].CLK
clk => M_mul_src2[19].CLK
clk => M_mul_src2[18].CLK
clk => M_mul_src2[17].CLK
clk => M_mul_src2[16].CLK
clk => M_mul_src2[15].CLK
clk => M_mul_src2[14].CLK
clk => M_mul_src2[13].CLK
clk => M_mul_src2[12].CLK
clk => M_mul_src2[11].CLK
clk => M_mul_src2[10].CLK
clk => M_mul_src2[9].CLK
clk => M_mul_src2[8].CLK
clk => M_mul_src2[7].CLK
clk => M_mul_src2[6].CLK
clk => M_mul_src2[5].CLK
clk => M_mul_src2[4].CLK
clk => M_mul_src2[3].CLK
clk => M_mul_src2[2].CLK
clk => M_mul_src2[1].CLK
clk => M_mul_src2[0].CLK
clk => M_mul_partial_prod[31].CLK
clk => M_mul_partial_prod[30].CLK
clk => M_mul_partial_prod[29].CLK
clk => M_mul_partial_prod[28].CLK
clk => M_mul_partial_prod[27].CLK
clk => M_mul_partial_prod[26].CLK
clk => M_mul_partial_prod[25].CLK
clk => M_mul_partial_prod[24].CLK
clk => M_mul_partial_prod[23].CLK
clk => M_mul_partial_prod[22].CLK
clk => M_mul_partial_prod[21].CLK
clk => M_mul_partial_prod[20].CLK
clk => M_mul_partial_prod[19].CLK
clk => M_mul_partial_prod[18].CLK
clk => M_mul_partial_prod[17].CLK
clk => M_mul_partial_prod[16].CLK
clk => M_mul_partial_prod[15].CLK
clk => M_mul_partial_prod[14].CLK
clk => M_mul_partial_prod[13].CLK
clk => M_mul_partial_prod[12].CLK
clk => M_mul_partial_prod[11].CLK
clk => M_mul_partial_prod[10].CLK
clk => M_mul_partial_prod[9].CLK
clk => M_mul_partial_prod[8].CLK
clk => M_mul_partial_prod[7].CLK
clk => M_mul_partial_prod[6].CLK
clk => M_mul_partial_prod[5].CLK
clk => M_mul_partial_prod[4].CLK
clk => M_mul_partial_prod[3].CLK
clk => M_mul_partial_prod[2].CLK
clk => M_mul_partial_prod[1].CLK
clk => M_mul_partial_prod[0].CLK
clk => M_mul_result[31].CLK
clk => M_mul_result[30].CLK
clk => M_mul_result[29].CLK
clk => M_mul_result[28].CLK
clk => M_mul_result[27].CLK
clk => M_mul_result[26].CLK
clk => M_mul_result[25].CLK
clk => M_mul_result[24].CLK
clk => M_mul_result[23].CLK
clk => M_mul_result[22].CLK
clk => M_mul_result[21].CLK
clk => M_mul_result[20].CLK
clk => M_mul_result[19].CLK
clk => M_mul_result[18].CLK
clk => M_mul_result[17].CLK
clk => M_mul_result[16].CLK
clk => M_mul_result[15].CLK
clk => M_mul_result[14].CLK
clk => M_mul_result[13].CLK
clk => M_mul_result[12].CLK
clk => M_mul_result[11].CLK
clk => M_mul_result[10].CLK
clk => M_mul_result[9].CLK
clk => M_mul_result[8].CLK
clk => M_mul_result[7].CLK
clk => M_mul_result[6].CLK
clk => M_mul_result[5].CLK
clk => M_mul_result[4].CLK
clk => M_mul_result[3].CLK
clk => M_mul_result[2].CLK
clk => M_mul_result[1].CLK
clk => M_mul_result[0].CLK
clk => M_mul_cnt[2].CLK
clk => M_mul_cnt[1].CLK
clk => M_mul_cnt[0].CLK
clk => M_mul_stall.CLK
clk => M_mul_stall_d1.CLK
clk => M_mul_stall_d2.CLK
clk => M_mul_stall_d3.CLK
clk => M_shift_rot_cnt[1].CLK
clk => M_shift_rot_cnt[0].CLK
clk => M_shift_rot_stall.CLK
clk => M_rot_fill_bit.CLK
clk => M_rot_mask[7].CLK
clk => M_rot_mask[6].CLK
clk => M_rot_mask[5].CLK
clk => M_rot_mask[4].CLK
clk => M_rot_mask[3].CLK
clk => M_rot_mask[2].CLK
clk => M_rot_mask[1].CLK
clk => M_rot_mask[0].CLK
clk => M_rot_pass0.CLK
clk => M_rot_pass1.CLK
clk => M_rot_pass2.CLK
clk => M_rot_pass3.CLK
clk => M_rot_sel_fill0.CLK
clk => M_rot_sel_fill1.CLK
clk => M_rot_sel_fill2.CLK
clk => M_rot_sel_fill3.CLK
clk => M_rot_step1[31].CLK
clk => M_rot_step1[30].CLK
clk => M_rot_step1[29].CLK
clk => M_rot_step1[28].CLK
clk => M_rot_step1[27].CLK
clk => M_rot_step1[26].CLK
clk => M_rot_step1[25].CLK
clk => M_rot_step1[24].CLK
clk => M_rot_step1[23].CLK
clk => M_rot_step1[22].CLK
clk => M_rot_step1[21].CLK
clk => M_rot_step1[20].CLK
clk => M_rot_step1[19].CLK
clk => M_rot_step1[18].CLK
clk => M_rot_step1[17].CLK
clk => M_rot_step1[16].CLK
clk => M_rot_step1[15].CLK
clk => M_rot_step1[14].CLK
clk => M_rot_step1[13].CLK
clk => M_rot_step1[12].CLK
clk => M_rot_step1[11].CLK
clk => M_rot_step1[10].CLK
clk => M_rot_step1[9].CLK
clk => M_rot_step1[8].CLK
clk => M_rot_step1[7].CLK
clk => M_rot_step1[6].CLK
clk => M_rot_step1[5].CLK
clk => M_rot_step1[4].CLK
clk => M_rot_step1[3].CLK
clk => M_rot_step1[2].CLK
clk => M_rot_step1[1].CLK
clk => M_rot_step1[0].CLK
clk => M_rot_rn[4].CLK
clk => M_rot_rn[3].CLK
clk => M_rot_rn[2].CLK
clk => M2_rot[31].CLK
clk => M2_rot[30].CLK
clk => M2_rot[29].CLK
clk => M2_rot[28].CLK
clk => M2_rot[27].CLK
clk => M2_rot[26].CLK
clk => M2_rot[25].CLK
clk => M2_rot[24].CLK
clk => M2_rot[23].CLK
clk => M2_rot[22].CLK
clk => M2_rot[21].CLK
clk => M2_rot[20].CLK
clk => M2_rot[19].CLK
clk => M2_rot[18].CLK
clk => M2_rot[17].CLK
clk => M2_rot[16].CLK
clk => M2_rot[15].CLK
clk => M2_rot[14].CLK
clk => M2_rot[13].CLK
clk => M2_rot[12].CLK
clk => M2_rot[11].CLK
clk => M2_rot[10].CLK
clk => M2_rot[9].CLK
clk => M2_rot[8].CLK
clk => M2_rot[7].CLK
clk => M2_rot[6].CLK
clk => M2_rot[5].CLK
clk => M2_rot[4].CLK
clk => M2_rot[3].CLK
clk => M2_rot[2].CLK
clk => M2_rot[1].CLK
clk => M2_rot[0].CLK
clk => M_shift_rot_result[7].CLK
clk => M_shift_rot_result[6].CLK
clk => M_shift_rot_result[5].CLK
clk => M_shift_rot_result[4].CLK
clk => M_shift_rot_result[3].CLK
clk => M_shift_rot_result[2].CLK
clk => M_shift_rot_result[1].CLK
clk => M_shift_rot_result[0].CLK
clk => M_shift_rot_result[15].CLK
clk => M_shift_rot_result[14].CLK
clk => M_shift_rot_result[13].CLK
clk => M_shift_rot_result[12].CLK
clk => M_shift_rot_result[11].CLK
clk => M_shift_rot_result[10].CLK
clk => M_shift_rot_result[9].CLK
clk => M_shift_rot_result[8].CLK
clk => M_shift_rot_result[23].CLK
clk => M_shift_rot_result[22].CLK
clk => M_shift_rot_result[21].CLK
clk => M_shift_rot_result[20].CLK
clk => M_shift_rot_result[19].CLK
clk => M_shift_rot_result[18].CLK
clk => M_shift_rot_result[17].CLK
clk => M_shift_rot_result[16].CLK
clk => M_shift_rot_result[31].CLK
clk => M_shift_rot_result[30].CLK
clk => M_shift_rot_result[29].CLK
clk => M_shift_rot_result[28].CLK
clk => M_shift_rot_result[27].CLK
clk => M_shift_rot_result[26].CLK
clk => M_shift_rot_result[25].CLK
clk => M_shift_rot_result[24].CLK
clk => E_ctrl_src2_choose_imm.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => E_ctrl_jmp_direct.CLK
clk => E_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_break.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_invalidate_i.CLK
clk => E_ctrl_alu_signed_cmp.CLK
clk => E_ctrl_alu_subtract.CLK
clk => E_ctrl_dst_data_sel_cmp.CLK
clk => E_ctrl_dst_data_sel_logic_result.CLK
clk => E_ctrl_dst_data_sel_pc_plus_one.CLK
clk => E_ctrl_wrctl_inst.CLK
clk => E_ctrl_rdctl_inst.CLK
clk => E_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => E_ctrl_ld_non_io.CLK
clk => M_ctrl_ld_non_io.CLK
clk => E_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => E_ctrl_mul_lsw.CLK
clk => M_ctrl_mul_lsw.CLK
clk => E_ctrl_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot_left.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_right_arith.CLK
clk => cpu_test_bench:the_cpu_test_bench.clk
clk => Mn_rot_step2[31].CLK
clk => Mn_rot_step2[30].CLK
clk => Mn_rot_step2[29].CLK
clk => Mn_rot_step2[28].CLK
clk => Mn_rot_step2[27].CLK
clk => Mn_rot_step2[26].CLK
clk => Mn_rot_step2[25].CLK
clk => Mn_rot_step2[24].CLK
clk => Mn_rot_step2[23].CLK
clk => Mn_rot_step2[22].CLK
clk => Mn_rot_step2[21].CLK
clk => Mn_rot_step2[20].CLK
clk => Mn_rot_step2[19].CLK
clk => Mn_rot_step2[18].CLK
clk => Mn_rot_step2[17].CLK
clk => Mn_rot_step2[16].CLK
clk => Mn_rot_step2[15].CLK
clk => Mn_rot_step2[14].CLK
clk => Mn_rot_step2[13].CLK
clk => Mn_rot_step2[12].CLK
clk => Mn_rot_step2[11].CLK
clk => Mn_rot_step2[10].CLK
clk => Mn_rot_step2[9].CLK
clk => Mn_rot_step2[8].CLK
clk => Mn_rot_step2[7].CLK
clk => Mn_rot_step2[6].CLK
clk => Mn_rot_step2[5].CLK
clk => Mn_rot_step2[4].CLK
clk => Mn_rot_step2[3].CLK
clk => Mn_rot_step2[2].CLK
clk => Mn_rot_step2[1].CLK
clk => Mn_rot_step2[0].CLK
d_irq[0] => M_ipending_reg_nxt~0.IN1
d_irq[1] => M_ipending_reg_nxt~1.IN1
d_irq[2] => M_ipending_reg_nxt~2.IN1
d_irq[3] => M_ipending_reg_nxt~3.IN1
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => M_st_stall.IN1
d_waitrequest => d_read_nxt~0.IN1
d_waitrequest => av_ld_data_transfer.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_readdatavalid => cpu_test_bench:the_cpu_test_bench.i_readdatavalid
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => cpu_mult_cell:the_cpu_mult_cell.reset_n
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => E_ctrl_shift_right_arith.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => E_ctrl_shift_rot_left.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => M_ctrl_mul_lsw.ACLR
reset_n => E_ctrl_mul_lsw.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => E_ctrl_st.ACLR
reset_n => M_ctrl_ld_non_io.ACLR
reset_n => E_ctrl_ld_non_io.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld_signed.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => E_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_wrctl_inst.ACLR
reset_n => E_ctrl_dst_data_sel_pc_plus_one.ACLR
reset_n => E_ctrl_dst_data_sel_logic_result.ACLR
reset_n => E_ctrl_dst_data_sel_cmp.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_alu_signed_cmp.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => E_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => E_ctrl_src2_choose_imm.ACLR
reset_n => M_shift_rot_result[24].ACLR
reset_n => M_shift_rot_result[25].ACLR
reset_n => M_shift_rot_result[26].ACLR
reset_n => M_shift_rot_result[27].ACLR
reset_n => M_shift_rot_result[28].ACLR
reset_n => M_shift_rot_result[29].ACLR
reset_n => M_shift_rot_result[30].ACLR
reset_n => M_shift_rot_result[31].ACLR
reset_n => M_shift_rot_result[16].ACLR
reset_n => M_shift_rot_result[17].ACLR
reset_n => M_shift_rot_result[18].ACLR
reset_n => M_shift_rot_result[19].ACLR
reset_n => M_shift_rot_result[20].ACLR
reset_n => M_shift_rot_result[21].ACLR
reset_n => M_shift_rot_result[22].ACLR
reset_n => M_shift_rot_result[23].ACLR
reset_n => M_shift_rot_result[8].ACLR
reset_n => M_shift_rot_result[9].ACLR
reset_n => M_shift_rot_result[10].ACLR
reset_n => M_shift_rot_result[11].ACLR
reset_n => M_shift_rot_result[12].ACLR
reset_n => M_shift_rot_result[13].ACLR
reset_n => M_shift_rot_result[14].ACLR
reset_n => M_shift_rot_result[15].ACLR
reset_n => M_shift_rot_result[0].ACLR
reset_n => M_shift_rot_result[1].ACLR
reset_n => M_shift_rot_result[2].ACLR
reset_n => M_shift_rot_result[3].ACLR
reset_n => M_shift_rot_result[4].ACLR
reset_n => M_shift_rot_result[5].ACLR
reset_n => M_shift_rot_result[6].ACLR
reset_n => M_shift_rot_result[7].ACLR
reset_n => M2_rot[0].ACLR
reset_n => M2_rot[1].ACLR
reset_n => M2_rot[2].ACLR
reset_n => M2_rot[3].ACLR
reset_n => M2_rot[4].ACLR
reset_n => M2_rot[5].ACLR
reset_n => M2_rot[6].ACLR
reset_n => M2_rot[7].ACLR
reset_n => M2_rot[8].ACLR
reset_n => M2_rot[9].ACLR
reset_n => M2_rot[10].ACLR
reset_n => M2_rot[11].ACLR
reset_n => M2_rot[12].ACLR
reset_n => M2_rot[13].ACLR
reset_n => M2_rot[14].ACLR
reset_n => M2_rot[15].ACLR
reset_n => M2_rot[16].ACLR
reset_n => M2_rot[17].ACLR
reset_n => M2_rot[18].ACLR
reset_n => M2_rot[19].ACLR
reset_n => M2_rot[20].ACLR
reset_n => M2_rot[21].ACLR
reset_n => M2_rot[22].ACLR
reset_n => M2_rot[23].ACLR
reset_n => M2_rot[24].ACLR
reset_n => M2_rot[25].ACLR
reset_n => M2_rot[26].ACLR
reset_n => M2_rot[27].ACLR
reset_n => M2_rot[28].ACLR
reset_n => M2_rot[29].ACLR
reset_n => M2_rot[30].ACLR
reset_n => M2_rot[31].ACLR
reset_n => Mn_rot_step2[0].ACLR
reset_n => Mn_rot_step2[1].ACLR
reset_n => Mn_rot_step2[2].ACLR
reset_n => Mn_rot_step2[3].ACLR
reset_n => Mn_rot_step2[4].ACLR
reset_n => Mn_rot_step2[5].ACLR
reset_n => Mn_rot_step2[6].ACLR
reset_n => Mn_rot_step2[7].ACLR
reset_n => Mn_rot_step2[8].ACLR
reset_n => Mn_rot_step2[9].ACLR
reset_n => Mn_rot_step2[10].ACLR
reset_n => Mn_rot_step2[11].ACLR
reset_n => Mn_rot_step2[12].ACLR
reset_n => Mn_rot_step2[13].ACLR
reset_n => Mn_rot_step2[14].ACLR
reset_n => Mn_rot_step2[15].ACLR
reset_n => Mn_rot_step2[16].ACLR
reset_n => Mn_rot_step2[17].ACLR
reset_n => Mn_rot_step2[18].ACLR
reset_n => Mn_rot_step2[19].ACLR
reset_n => Mn_rot_step2[20].ACLR
reset_n => Mn_rot_step2[21].ACLR
reset_n => Mn_rot_step2[22].ACLR
reset_n => Mn_rot_step2[23].ACLR
reset_n => Mn_rot_step2[24].ACLR
reset_n => Mn_rot_step2[25].ACLR
reset_n => Mn_rot_step2[26].ACLR
reset_n => Mn_rot_step2[27].ACLR
reset_n => Mn_rot_step2[28].ACLR
reset_n => Mn_rot_step2[29].ACLR
reset_n => Mn_rot_step2[30].ACLR
reset_n => Mn_rot_step2[31].ACLR
reset_n => M_rot_rn[2].ACLR
reset_n => M_rot_rn[3].ACLR
reset_n => M_rot_rn[4].ACLR
reset_n => M_rot_step1[0].ACLR
reset_n => M_rot_step1[1].ACLR
reset_n => M_rot_step1[2].ACLR
reset_n => M_rot_step1[3].ACLR
reset_n => M_rot_step1[4].ACLR
reset_n => M_rot_step1[5].ACLR
reset_n => M_rot_step1[6].ACLR
reset_n => M_rot_step1[7].ACLR
reset_n => M_rot_step1[8].ACLR
reset_n => M_rot_step1[9].ACLR
reset_n => M_rot_step1[10].ACLR
reset_n => M_rot_step1[11].ACLR
reset_n => M_rot_step1[12].ACLR
reset_n => M_rot_step1[13].ACLR
reset_n => M_rot_step1[14].ACLR
reset_n => M_rot_step1[15].ACLR
reset_n => M_rot_step1[16].ACLR
reset_n => M_rot_step1[17].ACLR
reset_n => M_rot_step1[18].ACLR
reset_n => M_rot_step1[19].ACLR
reset_n => M_rot_step1[20].ACLR
reset_n => M_rot_step1[21].ACLR
reset_n => M_rot_step1[22].ACLR
reset_n => M_rot_step1[23].ACLR
reset_n => M_rot_step1[24].ACLR
reset_n => M_rot_step1[25].ACLR
reset_n => M_rot_step1[26].ACLR
reset_n => M_rot_step1[27].ACLR
reset_n => M_rot_step1[28].ACLR
reset_n => M_rot_step1[29].ACLR
reset_n => M_rot_step1[30].ACLR
reset_n => M_rot_step1[31].ACLR
reset_n => M_rot_sel_fill3.ACLR
reset_n => M_rot_sel_fill2.ACLR
reset_n => M_rot_sel_fill1.ACLR
reset_n => M_rot_sel_fill0.ACLR
reset_n => M_rot_pass3.ACLR
reset_n => M_rot_pass2.ACLR
reset_n => M_rot_pass1.ACLR
reset_n => M_rot_pass0.ACLR
reset_n => M_rot_mask[0].ACLR
reset_n => M_rot_mask[1].ACLR
reset_n => M_rot_mask[2].ACLR
reset_n => M_rot_mask[3].ACLR
reset_n => M_rot_mask[4].ACLR
reset_n => M_rot_mask[5].ACLR
reset_n => M_rot_mask[6].ACLR
reset_n => M_rot_mask[7].ACLR
reset_n => M_rot_fill_bit.ACLR
reset_n => M_shift_rot_stall.ACLR
reset_n => M_shift_rot_cnt[0].ACLR
reset_n => M_shift_rot_cnt[1].ACLR
reset_n => M_mul_stall_d3.ACLR
reset_n => M_mul_stall_d2.ACLR
reset_n => M_mul_stall_d1.ACLR
reset_n => M_mul_stall.ACLR
reset_n => M_mul_cnt[0].ACLR
reset_n => M_mul_cnt[1].ACLR
reset_n => M_mul_cnt[2].ACLR
reset_n => M_mul_result[0].ACLR
reset_n => M_mul_result[1].ACLR
reset_n => M_mul_result[2].ACLR
reset_n => M_mul_result[3].ACLR
reset_n => M_mul_result[4].ACLR
reset_n => M_mul_result[5].ACLR
reset_n => M_mul_result[6].ACLR
reset_n => M_mul_result[7].ACLR
reset_n => M_mul_result[8].ACLR
reset_n => M_mul_result[9].ACLR
reset_n => M_mul_result[10].ACLR
reset_n => M_mul_result[11].ACLR
reset_n => M_mul_result[12].ACLR
reset_n => M_mul_result[13].ACLR
reset_n => M_mul_result[14].ACLR
reset_n => M_mul_result[15].ACLR
reset_n => M_mul_result[16].ACLR
reset_n => M_mul_result[17].ACLR
reset_n => M_mul_result[18].ACLR
reset_n => M_mul_result[19].ACLR
reset_n => M_mul_result[20].ACLR
reset_n => M_mul_result[21].ACLR
reset_n => M_mul_result[22].ACLR
reset_n => M_mul_result[23].ACLR
reset_n => M_mul_result[24].ACLR
reset_n => M_mul_result[25].ACLR
reset_n => M_mul_result[26].ACLR
reset_n => M_mul_result[27].ACLR
reset_n => M_mul_result[28].ACLR
reset_n => M_mul_result[29].ACLR
reset_n => M_mul_result[30].ACLR
reset_n => M_mul_result[31].ACLR
reset_n => M_mul_partial_prod[0].ACLR
reset_n => M_mul_partial_prod[1].ACLR
reset_n => M_mul_partial_prod[2].ACLR
reset_n => M_mul_partial_prod[3].ACLR
reset_n => M_mul_partial_prod[4].ACLR
reset_n => M_mul_partial_prod[5].ACLR
reset_n => M_mul_partial_prod[6].ACLR
reset_n => M_mul_partial_prod[7].ACLR
reset_n => M_mul_partial_prod[8].ACLR
reset_n => M_mul_partial_prod[9].ACLR
reset_n => M_mul_partial_prod[10].ACLR
reset_n => M_mul_partial_prod[11].ACLR
reset_n => M_mul_partial_prod[12].ACLR
reset_n => M_mul_partial_prod[13].ACLR
reset_n => M_mul_partial_prod[14].ACLR
reset_n => M_mul_partial_prod[15].ACLR
reset_n => M_mul_partial_prod[16].ACLR
reset_n => M_mul_partial_prod[17].ACLR
reset_n => M_mul_partial_prod[18].ACLR
reset_n => M_mul_partial_prod[19].ACLR
reset_n => M_mul_partial_prod[20].ACLR
reset_n => M_mul_partial_prod[21].ACLR
reset_n => M_mul_partial_prod[22].ACLR
reset_n => M_mul_partial_prod[23].ACLR
reset_n => M_mul_partial_prod[24].ACLR
reset_n => M_mul_partial_prod[25].ACLR
reset_n => M_mul_partial_prod[26].ACLR
reset_n => M_mul_partial_prod[27].ACLR
reset_n => M_mul_partial_prod[28].ACLR
reset_n => M_mul_partial_prod[29].ACLR
reset_n => M_mul_partial_prod[30].ACLR
reset_n => M_mul_partial_prod[31].ACLR
reset_n => M_mul_src2[0].ACLR
reset_n => M_mul_src2[1].ACLR
reset_n => M_mul_src2[2].ACLR
reset_n => M_mul_src2[3].ACLR
reset_n => M_mul_src2[4].ACLR
reset_n => M_mul_src2[5].ACLR
reset_n => M_mul_src2[6].ACLR
reset_n => M_mul_src2[7].ACLR
reset_n => M_mul_src2[8].ACLR
reset_n => M_mul_src2[9].ACLR
reset_n => M_mul_src2[10].ACLR
reset_n => M_mul_src2[11].ACLR
reset_n => M_mul_src2[12].ACLR
reset_n => M_mul_src2[13].ACLR
reset_n => M_mul_src2[14].ACLR
reset_n => M_mul_src2[15].ACLR
reset_n => M_mul_src2[16].ACLR
reset_n => M_mul_src2[17].ACLR
reset_n => M_mul_src2[18].ACLR
reset_n => M_mul_src2[19].ACLR
reset_n => M_mul_src2[20].ACLR
reset_n => M_mul_src2[21].ACLR
reset_n => M_mul_src2[22].ACLR
reset_n => M_mul_src2[23].ACLR
reset_n => M_mul_src2[24].ACLR
reset_n => M_mul_src2[25].ACLR
reset_n => M_mul_src2[26].ACLR
reset_n => M_mul_src2[27].ACLR
reset_n => M_mul_src2[28].ACLR
reset_n => M_mul_src2[29].ACLR
reset_n => M_mul_src2[30].ACLR
reset_n => M_mul_src2[31].ACLR
reset_n => M_mul_src1[0].ACLR
reset_n => M_mul_src1[1].ACLR
reset_n => M_mul_src1[2].ACLR
reset_n => M_mul_src1[3].ACLR
reset_n => M_mul_src1[4].ACLR
reset_n => M_mul_src1[5].ACLR
reset_n => M_mul_src1[6].ACLR
reset_n => M_mul_src1[7].ACLR
reset_n => M_mul_src1[8].ACLR
reset_n => M_mul_src1[9].ACLR
reset_n => M_mul_src1[10].ACLR
reset_n => M_mul_src1[11].ACLR
reset_n => M_mul_src1[12].ACLR
reset_n => M_mul_src1[13].ACLR
reset_n => M_mul_src1[14].ACLR
reset_n => M_mul_src1[15].ACLR
reset_n => M_mul_src1[16].ACLR
reset_n => M_mul_src1[17].ACLR
reset_n => M_mul_src1[18].ACLR
reset_n => M_mul_src1[19].ACLR
reset_n => M_mul_src1[20].ACLR
reset_n => M_mul_src1[21].ACLR
reset_n => M_mul_src1[22].ACLR
reset_n => M_mul_src1[23].ACLR
reset_n => M_mul_src1[24].ACLR
reset_n => M_mul_src1[25].ACLR
reset_n => M_mul_src1[26].ACLR
reset_n => M_mul_src1[27].ACLR
reset_n => M_mul_src1[28].ACLR
reset_n => M_mul_src1[29].ACLR
reset_n => M_mul_src1[30].ACLR
reset_n => M_mul_src1[31].ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => hbreak_enabled.PRESET
reset_n => M_ipending_reg[0].ACLR
reset_n => M_ipending_reg[1].ACLR
reset_n => M_ipending_reg[2].ACLR
reset_n => M_ipending_reg[3].ACLR
reset_n => M_ipending_reg[4].ACLR
reset_n => M_ipending_reg[5].ACLR
reset_n => M_ipending_reg[6].ACLR
reset_n => M_ipending_reg[7].ACLR
reset_n => M_ipending_reg[8].ACLR
reset_n => M_ipending_reg[9].ACLR
reset_n => M_ipending_reg[10].ACLR
reset_n => M_ipending_reg[11].ACLR
reset_n => M_ipending_reg[12].ACLR
reset_n => M_ipending_reg[13].ACLR
reset_n => M_ipending_reg[14].ACLR
reset_n => M_ipending_reg[15].ACLR
reset_n => M_ipending_reg[16].ACLR
reset_n => M_ipending_reg[17].ACLR
reset_n => M_ipending_reg[18].ACLR
reset_n => M_ipending_reg[19].ACLR
reset_n => M_ipending_reg[20].ACLR
reset_n => M_ipending_reg[21].ACLR
reset_n => M_ipending_reg[22].ACLR
reset_n => M_ipending_reg[23].ACLR
reset_n => M_ipending_reg[24].ACLR
reset_n => M_ipending_reg[25].ACLR
reset_n => M_ipending_reg[26].ACLR
reset_n => M_ipending_reg[27].ACLR
reset_n => M_ipending_reg[28].ACLR
reset_n => M_ipending_reg[29].ACLR
reset_n => M_ipending_reg[30].ACLR
reset_n => M_ipending_reg[31].ACLR
reset_n => M_ienable_reg[0].ACLR
reset_n => M_ienable_reg[1].ACLR
reset_n => M_ienable_reg[2].ACLR
reset_n => M_ienable_reg[3].ACLR
reset_n => M_ienable_reg[4].ACLR
reset_n => M_ienable_reg[5].ACLR
reset_n => M_ienable_reg[6].ACLR
reset_n => M_ienable_reg[7].ACLR
reset_n => M_ienable_reg[8].ACLR
reset_n => M_ienable_reg[9].ACLR
reset_n => M_ienable_reg[10].ACLR
reset_n => M_ienable_reg[11].ACLR
reset_n => M_ienable_reg[12].ACLR
reset_n => M_ienable_reg[13].ACLR
reset_n => M_ienable_reg[14].ACLR
reset_n => M_ienable_reg[15].ACLR
reset_n => M_ienable_reg[16].ACLR
reset_n => M_ienable_reg[17].ACLR
reset_n => M_ienable_reg[18].ACLR
reset_n => M_ienable_reg[19].ACLR
reset_n => M_ienable_reg[20].ACLR
reset_n => M_ienable_reg[21].ACLR
reset_n => M_ienable_reg[22].ACLR
reset_n => M_ienable_reg[23].ACLR
reset_n => M_ienable_reg[24].ACLR
reset_n => M_ienable_reg[25].ACLR
reset_n => M_ienable_reg[26].ACLR
reset_n => M_ienable_reg[27].ACLR
reset_n => M_ienable_reg[28].ACLR
reset_n => M_ienable_reg[29].ACLR
reset_n => M_ienable_reg[30].ACLR
reset_n => M_ienable_reg[31].ACLR
reset_n => M_bstatus_reg.ACLR
reset_n => M_estatus_reg.ACLR
reset_n => M_status_reg_pie.ACLR
reset_n => E_control_rd_data_base_regs[0].ACLR
reset_n => E_control_rd_data_base_regs[1].ACLR
reset_n => E_control_rd_data_base_regs[2].ACLR
reset_n => E_control_rd_data_base_regs[3].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_src2_imm[0].ACLR
reset_n => E_src2_imm[1].ACLR
reset_n => E_src2_imm[2].ACLR
reset_n => E_src2_imm[3].ACLR
reset_n => E_src2_imm[4].ACLR
reset_n => E_src2_imm[5].ACLR
reset_n => E_src2_imm[6].ACLR
reset_n => E_src2_imm[7].ACLR
reset_n => E_src2_imm[8].ACLR
reset_n => E_src2_imm[9].ACLR
reset_n => E_src2_imm[10].ACLR
reset_n => E_src2_imm[11].ACLR
reset_n => E_src2_imm[12].ACLR
reset_n => E_src2_imm[13].ACLR
reset_n => E_src2_imm[14].ACLR
reset_n => E_src2_imm[15].ACLR
reset_n => E_src2_imm[16].ACLR
reset_n => E_src2_imm[17].ACLR
reset_n => E_src2_imm[18].ACLR
reset_n => E_src2_imm[19].ACLR
reset_n => E_src2_imm[20].ACLR
reset_n => E_src2_imm[21].ACLR
reset_n => E_src2_imm[22].ACLR
reset_n => E_src2_imm[23].ACLR
reset_n => E_src2_imm[24].ACLR
reset_n => E_src2_imm[25].ACLR
reset_n => E_src2_imm[26].ACLR
reset_n => E_src2_imm[27].ACLR
reset_n => E_src2_imm[28].ACLR
reset_n => E_src2_imm[29].ACLR
reset_n => E_src2_imm[30].ACLR
reset_n => E_src2_imm[31].ACLR
reset_n => E_src2_prelim[0].ACLR
reset_n => E_src2_prelim[1].ACLR
reset_n => E_src2_prelim[2].ACLR
reset_n => E_src2_prelim[3].ACLR
reset_n => E_src2_prelim[4].ACLR
reset_n => E_src2_prelim[5].ACLR
reset_n => E_src2_prelim[6].ACLR
reset_n => E_src2_prelim[7].ACLR
reset_n => E_src2_prelim[8].ACLR
reset_n => E_src2_prelim[9].ACLR
reset_n => E_src2_prelim[10].ACLR
reset_n => E_src2_prelim[11].ACLR
reset_n => E_src2_prelim[12].ACLR
reset_n => E_src2_prelim[13].ACLR
reset_n => E_src2_prelim[14].ACLR
reset_n => E_src2_prelim[15].ACLR
reset_n => E_src2_prelim[16].ACLR
reset_n => E_src2_prelim[17].ACLR
reset_n => E_src2_prelim[18].ACLR
reset_n => E_src2_prelim[19].ACLR
reset_n => E_src2_prelim[20].ACLR
reset_n => E_src2_prelim[21].ACLR
reset_n => E_src2_prelim[22].ACLR
reset_n => E_src2_prelim[23].ACLR
reset_n => E_src2_prelim[24].ACLR
reset_n => E_src2_prelim[25].ACLR
reset_n => E_src2_prelim[26].ACLR
reset_n => E_src2_prelim[27].ACLR
reset_n => E_src2_prelim[28].ACLR
reset_n => E_src2_prelim[29].ACLR
reset_n => E_src2_prelim[30].ACLR
reset_n => E_src2_prelim[31].ACLR
reset_n => E_src1_prelim[0].ACLR
reset_n => E_src1_prelim[1].ACLR
reset_n => E_src1_prelim[2].ACLR
reset_n => E_src1_prelim[3].ACLR
reset_n => E_src1_prelim[4].ACLR
reset_n => E_src1_prelim[5].ACLR
reset_n => E_src1_prelim[6].ACLR
reset_n => E_src1_prelim[7].ACLR
reset_n => E_src1_prelim[8].ACLR
reset_n => E_src1_prelim[9].ACLR
reset_n => E_src1_prelim[10].ACLR
reset_n => E_src1_prelim[11].ACLR
reset_n => E_src1_prelim[12].ACLR
reset_n => E_src1_prelim[13].ACLR
reset_n => E_src1_prelim[14].ACLR
reset_n => E_src1_prelim[15].ACLR
reset_n => E_src1_prelim[16].ACLR
reset_n => E_src1_prelim[17].ACLR
reset_n => E_src1_prelim[18].ACLR
reset_n => E_src1_prelim[19].ACLR
reset_n => E_src1_prelim[20].ACLR
reset_n => E_src1_prelim[21].ACLR
reset_n => E_src1_prelim[22].ACLR
reset_n => E_src1_prelim[23].ACLR
reset_n => E_src1_prelim[24].ACLR
reset_n => E_src1_prelim[25].ACLR
reset_n => E_src1_prelim[26].ACLR
reset_n => E_src1_prelim[27].ACLR
reset_n => E_src1_prelim[28].ACLR
reset_n => E_src1_prelim[29].ACLR
reset_n => E_src1_prelim[30].ACLR
reset_n => E_src1_prelim[31].ACLR
reset_n => E_src2_hazard_M.ACLR
reset_n => E_src1_hazard_M.ACLR
reset_n => W_valid.ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => av_ld_or_div_done.ACLR
reset_n => av_ld_data_aligned_or_div[0].ACLR
reset_n => av_ld_data_aligned_or_div[1].ACLR
reset_n => av_ld_data_aligned_or_div[2].ACLR
reset_n => av_ld_data_aligned_or_div[3].ACLR
reset_n => av_ld_data_aligned_or_div[4].ACLR
reset_n => av_ld_data_aligned_or_div[5].ACLR
reset_n => av_ld_data_aligned_or_div[6].ACLR
reset_n => av_ld_data_aligned_or_div[7].ACLR
reset_n => av_ld_data_aligned_or_div[8].ACLR
reset_n => av_ld_data_aligned_or_div[9].ACLR
reset_n => av_ld_data_aligned_or_div[10].ACLR
reset_n => av_ld_data_aligned_or_div[11].ACLR
reset_n => av_ld_data_aligned_or_div[12].ACLR
reset_n => av_ld_data_aligned_or_div[13].ACLR
reset_n => av_ld_data_aligned_or_div[14].ACLR
reset_n => av_ld_data_aligned_or_div[15].ACLR
reset_n => av_ld_data_aligned_or_div[16].ACLR
reset_n => av_ld_data_aligned_or_div[17].ACLR
reset_n => av_ld_data_aligned_or_div[18].ACLR
reset_n => av_ld_data_aligned_or_div[19].ACLR
reset_n => av_ld_data_aligned_or_div[20].ACLR
reset_n => av_ld_data_aligned_or_div[21].ACLR
reset_n => av_ld_data_aligned_or_div[22].ACLR
reset_n => av_ld_data_aligned_or_div[23].ACLR
reset_n => av_ld_data_aligned_or_div[24].ACLR
reset_n => av_ld_data_aligned_or_div[25].ACLR
reset_n => av_ld_data_aligned_or_div[26].ACLR
reset_n => av_ld_data_aligned_or_div[27].ACLR
reset_n => av_ld_data_aligned_or_div[28].ACLR
reset_n => av_ld_data_aligned_or_div[29].ACLR
reset_n => av_ld_data_aligned_or_div[30].ACLR
reset_n => av_ld_data_aligned_or_div[31].ACLR
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].ACLR
reset_n => M_pipe_flush_waddr[15].PRESET
reset_n => M_pipe_flush_waddr[16].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_wr_dst_reg.PRESET
reset_n => M_cmp_result.ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_valid_from_E.ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_pc[16].ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_extra_pc[16].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => D_pc_plus_one[16].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc[16].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => W_pcb[18].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => M_pcb[18].ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => E_pcb[18].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_active.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].ACLR
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => reset_d1.PRESET
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => D_kill.ACLR
reset_n => D_issue.ACLR
reset_n => D_inst_ram_hit.ACLR
reset_n => internal_i_read.ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => internal_d_write.ACLR
reset_n => internal_d_read.ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[0].ACLR
d_address[0] <= M_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= M_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= M_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= M_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= M_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= M_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= M_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= M_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= M_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= M_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= M_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= M_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= M_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= M_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= M_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= M_alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= M_alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= M_alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= M_alu_result[18].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= M_mem_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= M_mem_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= M_mem_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= M_mem_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= ic_fill_ap_offset[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= ic_fill_ap_offset[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= ic_fill_ap_offset[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_tag[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_tag[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_tag[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_tag[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= ic_fill_tag[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= ic_fill_tag[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= ic_fill_tag[6].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
E_src1[0] => E_src1_src2_fast_cmp~0.IN0
E_src1[1] => E_src1_src2_fast_cmp~1.IN0
E_src1[2] => E_src1_src2_fast_cmp~2.IN0
E_src1[3] => E_src1_src2_fast_cmp~3.IN0
E_src1[4] => E_src1_src2_fast_cmp~4.IN0
E_src1[5] => E_src1_src2_fast_cmp~5.IN0
E_src1[6] => E_src1_src2_fast_cmp~6.IN0
E_src1[7] => E_src1_src2_fast_cmp~7.IN0
E_src1[8] => E_src1_src2_fast_cmp~8.IN0
E_src1[9] => E_src1_src2_fast_cmp~9.IN0
E_src1[10] => E_src1_src2_fast_cmp~10.IN0
E_src1[11] => E_src1_src2_fast_cmp~11.IN0
E_src1[12] => E_src1_src2_fast_cmp~12.IN0
E_src1[13] => E_src1_src2_fast_cmp~13.IN0
E_src1[14] => E_src1_src2_fast_cmp~14.IN0
E_src1[15] => E_src1_src2_fast_cmp~15.IN0
E_src1[16] => E_src1_src2_fast_cmp~16.IN0
E_src1[17] => E_src1_src2_fast_cmp~17.IN0
E_src1[18] => E_src1_src2_fast_cmp~18.IN0
E_src1[19] => E_src1_src2_fast_cmp~19.IN0
E_src1[20] => E_src1_src2_fast_cmp~20.IN0
E_src1[21] => E_src1_src2_fast_cmp~21.IN0
E_src1[22] => E_src1_src2_fast_cmp~22.IN0
E_src1[23] => E_src1_src2_fast_cmp~23.IN0
E_src1[24] => E_src1_src2_fast_cmp~24.IN0
E_src1[25] => E_src1_src2_fast_cmp~25.IN0
E_src1[26] => E_src1_src2_fast_cmp~26.IN0
E_src1[27] => E_src1_src2_fast_cmp~27.IN0
E_src1[28] => E_src1_src2_fast_cmp~28.IN0
E_src1[29] => E_src1_src2_fast_cmp~29.IN0
E_src1[30] => E_src1_src2_fast_cmp~30.IN0
E_src1[31] => E_src1_src2_fast_cmp~31.IN0
E_src2[0] => E_src1_src2_fast_cmp~0.IN1
E_src2[1] => E_src1_src2_fast_cmp~1.IN1
E_src2[2] => E_src1_src2_fast_cmp~2.IN1
E_src2[3] => E_src1_src2_fast_cmp~3.IN1
E_src2[4] => E_src1_src2_fast_cmp~4.IN1
E_src2[5] => E_src1_src2_fast_cmp~5.IN1
E_src2[6] => E_src1_src2_fast_cmp~6.IN1
E_src2[7] => E_src1_src2_fast_cmp~7.IN1
E_src2[8] => E_src1_src2_fast_cmp~8.IN1
E_src2[9] => E_src1_src2_fast_cmp~9.IN1
E_src2[10] => E_src1_src2_fast_cmp~10.IN1
E_src2[11] => E_src1_src2_fast_cmp~11.IN1
E_src2[12] => E_src1_src2_fast_cmp~12.IN1
E_src2[13] => E_src1_src2_fast_cmp~13.IN1
E_src2[14] => E_src1_src2_fast_cmp~14.IN1
E_src2[15] => E_src1_src2_fast_cmp~15.IN1
E_src2[16] => E_src1_src2_fast_cmp~16.IN1
E_src2[17] => E_src1_src2_fast_cmp~17.IN1
E_src2[18] => E_src1_src2_fast_cmp~18.IN1
E_src2[19] => E_src1_src2_fast_cmp~19.IN1
E_src2[20] => E_src1_src2_fast_cmp~20.IN1
E_src2[21] => E_src1_src2_fast_cmp~21.IN1
E_src2[22] => E_src1_src2_fast_cmp~22.IN1
E_src2[23] => E_src1_src2_fast_cmp~23.IN1
E_src2[24] => E_src1_src2_fast_cmp~24.IN1
E_src2[25] => E_src1_src2_fast_cmp~25.IN1
E_src2[26] => E_src1_src2_fast_cmp~26.IN1
E_src2[27] => E_src1_src2_fast_cmp~27.IN1
E_src2[28] => E_src1_src2_fast_cmp~28.IN1
E_src2[29] => E_src1_src2_fast_cmp~29.IN1
E_src2[30] => E_src1_src2_fast_cmp~30.IN1
E_src2[31] => E_src1_src2_fast_cmp~31.IN1
E_valid => ~NO_FANOUT~
M_bstatus_reg => ~NO_FANOUT~
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_ctrl_ld_non_io => ~NO_FANOUT~
M_dst_regnum[0] => ~NO_FANOUT~
M_dst_regnum[1] => ~NO_FANOUT~
M_dst_regnum[2] => ~NO_FANOUT~
M_dst_regnum[3] => ~NO_FANOUT~
M_dst_regnum[4] => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_estatus_reg => ~NO_FANOUT~
M_ienable_reg[0] => ~NO_FANOUT~
M_ienable_reg[1] => ~NO_FANOUT~
M_ienable_reg[2] => ~NO_FANOUT~
M_ienable_reg[3] => ~NO_FANOUT~
M_ienable_reg[4] => ~NO_FANOUT~
M_ienable_reg[5] => ~NO_FANOUT~
M_ienable_reg[6] => ~NO_FANOUT~
M_ienable_reg[7] => ~NO_FANOUT~
M_ienable_reg[8] => ~NO_FANOUT~
M_ienable_reg[9] => ~NO_FANOUT~
M_ienable_reg[10] => ~NO_FANOUT~
M_ienable_reg[11] => ~NO_FANOUT~
M_ienable_reg[12] => ~NO_FANOUT~
M_ienable_reg[13] => ~NO_FANOUT~
M_ienable_reg[14] => ~NO_FANOUT~
M_ienable_reg[15] => ~NO_FANOUT~
M_ienable_reg[16] => ~NO_FANOUT~
M_ienable_reg[17] => ~NO_FANOUT~
M_ienable_reg[18] => ~NO_FANOUT~
M_ienable_reg[19] => ~NO_FANOUT~
M_ienable_reg[20] => ~NO_FANOUT~
M_ienable_reg[21] => ~NO_FANOUT~
M_ienable_reg[22] => ~NO_FANOUT~
M_ienable_reg[23] => ~NO_FANOUT~
M_ienable_reg[24] => ~NO_FANOUT~
M_ienable_reg[25] => ~NO_FANOUT~
M_ienable_reg[26] => ~NO_FANOUT~
M_ienable_reg[27] => ~NO_FANOUT~
M_ienable_reg[28] => ~NO_FANOUT~
M_ienable_reg[29] => ~NO_FANOUT~
M_ienable_reg[30] => ~NO_FANOUT~
M_ienable_reg[31] => ~NO_FANOUT~
M_ipending_reg[0] => ~NO_FANOUT~
M_ipending_reg[1] => ~NO_FANOUT~
M_ipending_reg[2] => ~NO_FANOUT~
M_ipending_reg[3] => ~NO_FANOUT~
M_ipending_reg[4] => ~NO_FANOUT~
M_ipending_reg[5] => ~NO_FANOUT~
M_ipending_reg[6] => ~NO_FANOUT~
M_ipending_reg[7] => ~NO_FANOUT~
M_ipending_reg[8] => ~NO_FANOUT~
M_ipending_reg[9] => ~NO_FANOUT~
M_ipending_reg[10] => ~NO_FANOUT~
M_ipending_reg[11] => ~NO_FANOUT~
M_ipending_reg[12] => ~NO_FANOUT~
M_ipending_reg[13] => ~NO_FANOUT~
M_ipending_reg[14] => ~NO_FANOUT~
M_ipending_reg[15] => ~NO_FANOUT~
M_ipending_reg[16] => ~NO_FANOUT~
M_ipending_reg[17] => ~NO_FANOUT~
M_ipending_reg[18] => ~NO_FANOUT~
M_ipending_reg[19] => ~NO_FANOUT~
M_ipending_reg[20] => ~NO_FANOUT~
M_ipending_reg[21] => ~NO_FANOUT~
M_ipending_reg[22] => ~NO_FANOUT~
M_ipending_reg[23] => ~NO_FANOUT~
M_ipending_reg[24] => ~NO_FANOUT~
M_ipending_reg[25] => ~NO_FANOUT~
M_ipending_reg[26] => ~NO_FANOUT~
M_ipending_reg[27] => ~NO_FANOUT~
M_ipending_reg[28] => ~NO_FANOUT~
M_ipending_reg[29] => ~NO_FANOUT~
M_ipending_reg[30] => ~NO_FANOUT~
M_ipending_reg[31] => ~NO_FANOUT~
M_iw[0] => ~NO_FANOUT~
M_iw[1] => ~NO_FANOUT~
M_iw[2] => ~NO_FANOUT~
M_iw[3] => ~NO_FANOUT~
M_iw[4] => ~NO_FANOUT~
M_iw[5] => ~NO_FANOUT~
M_iw[6] => ~NO_FANOUT~
M_iw[7] => ~NO_FANOUT~
M_iw[8] => ~NO_FANOUT~
M_iw[9] => ~NO_FANOUT~
M_iw[10] => ~NO_FANOUT~
M_iw[11] => ~NO_FANOUT~
M_iw[12] => ~NO_FANOUT~
M_iw[13] => ~NO_FANOUT~
M_iw[14] => ~NO_FANOUT~
M_iw[15] => ~NO_FANOUT~
M_iw[16] => ~NO_FANOUT~
M_iw[17] => ~NO_FANOUT~
M_iw[18] => ~NO_FANOUT~
M_iw[19] => ~NO_FANOUT~
M_iw[20] => ~NO_FANOUT~
M_iw[21] => ~NO_FANOUT~
M_iw[22] => ~NO_FANOUT~
M_iw[23] => ~NO_FANOUT~
M_iw[24] => ~NO_FANOUT~
M_iw[25] => ~NO_FANOUT~
M_iw[26] => ~NO_FANOUT~
M_iw[27] => ~NO_FANOUT~
M_iw[28] => ~NO_FANOUT~
M_iw[29] => ~NO_FANOUT~
M_iw[30] => ~NO_FANOUT~
M_iw[31] => ~NO_FANOUT~
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_byte_en[0] => ~NO_FANOUT~
M_mem_byte_en[1] => ~NO_FANOUT~
M_mem_byte_en[2] => ~NO_FANOUT~
M_mem_byte_en[3] => ~NO_FANOUT~
M_op_hbreak => ~NO_FANOUT~
M_op_intr => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_pcb[18] => ~NO_FANOUT~
M_st_data[0] => ~NO_FANOUT~
M_st_data[1] => ~NO_FANOUT~
M_st_data[2] => ~NO_FANOUT~
M_st_data[3] => ~NO_FANOUT~
M_st_data[4] => ~NO_FANOUT~
M_st_data[5] => ~NO_FANOUT~
M_st_data[6] => ~NO_FANOUT~
M_st_data[7] => ~NO_FANOUT~
M_st_data[8] => ~NO_FANOUT~
M_st_data[9] => ~NO_FANOUT~
M_st_data[10] => ~NO_FANOUT~
M_st_data[11] => ~NO_FANOUT~
M_st_data[12] => ~NO_FANOUT~
M_st_data[13] => ~NO_FANOUT~
M_st_data[14] => ~NO_FANOUT~
M_st_data[15] => ~NO_FANOUT~
M_st_data[16] => ~NO_FANOUT~
M_st_data[17] => ~NO_FANOUT~
M_st_data[18] => ~NO_FANOUT~
M_st_data[19] => ~NO_FANOUT~
M_st_data[20] => ~NO_FANOUT~
M_st_data[21] => ~NO_FANOUT~
M_st_data[22] => ~NO_FANOUT~
M_st_data[23] => ~NO_FANOUT~
M_st_data[24] => ~NO_FANOUT~
M_st_data[25] => ~NO_FANOUT~
M_st_data[26] => ~NO_FANOUT~
M_st_data[27] => ~NO_FANOUT~
M_st_data[28] => ~NO_FANOUT~
M_st_data[29] => ~NO_FANOUT~
M_st_data[30] => ~NO_FANOUT~
M_st_data[31] => ~NO_FANOUT~
M_status_reg => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_unfiltered[0] => M_wr_data_filtered[0].DATAIN
M_wr_data_unfiltered[1] => M_wr_data_filtered[1].DATAIN
M_wr_data_unfiltered[2] => M_wr_data_filtered[2].DATAIN
M_wr_data_unfiltered[3] => M_wr_data_filtered[3].DATAIN
M_wr_data_unfiltered[4] => M_wr_data_filtered[4].DATAIN
M_wr_data_unfiltered[5] => M_wr_data_filtered[5].DATAIN
M_wr_data_unfiltered[6] => M_wr_data_filtered[6].DATAIN
M_wr_data_unfiltered[7] => M_wr_data_filtered[7].DATAIN
M_wr_data_unfiltered[8] => M_wr_data_filtered[8].DATAIN
M_wr_data_unfiltered[9] => M_wr_data_filtered[9].DATAIN
M_wr_data_unfiltered[10] => M_wr_data_filtered[10].DATAIN
M_wr_data_unfiltered[11] => M_wr_data_filtered[11].DATAIN
M_wr_data_unfiltered[12] => M_wr_data_filtered[12].DATAIN
M_wr_data_unfiltered[13] => M_wr_data_filtered[13].DATAIN
M_wr_data_unfiltered[14] => M_wr_data_filtered[14].DATAIN
M_wr_data_unfiltered[15] => M_wr_data_filtered[15].DATAIN
M_wr_data_unfiltered[16] => M_wr_data_filtered[16].DATAIN
M_wr_data_unfiltered[17] => M_wr_data_filtered[17].DATAIN
M_wr_data_unfiltered[18] => M_wr_data_filtered[18].DATAIN
M_wr_data_unfiltered[19] => M_wr_data_filtered[19].DATAIN
M_wr_data_unfiltered[20] => M_wr_data_filtered[20].DATAIN
M_wr_data_unfiltered[21] => M_wr_data_filtered[21].DATAIN
M_wr_data_unfiltered[22] => M_wr_data_filtered[22].DATAIN
M_wr_data_unfiltered[23] => M_wr_data_filtered[23].DATAIN
M_wr_data_unfiltered[24] => M_wr_data_filtered[24].DATAIN
M_wr_data_unfiltered[25] => M_wr_data_filtered[25].DATAIN
M_wr_data_unfiltered[26] => M_wr_data_filtered[26].DATAIN
M_wr_data_unfiltered[27] => M_wr_data_filtered[27].DATAIN
M_wr_data_unfiltered[28] => M_wr_data_filtered[28].DATAIN
M_wr_data_unfiltered[29] => M_wr_data_filtered[29].DATAIN
M_wr_data_unfiltered[30] => M_wr_data_filtered[30].DATAIN
M_wr_data_unfiltered[31] => M_wr_data_filtered[31].DATAIN
M_wr_dst_reg => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
E_src1_eq_src2 <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[0] <= M_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[1] <= M_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[2] <= M_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[3] <= M_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[4] <= M_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[5] <= M_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[6] <= M_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[7] <= M_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[8] <= M_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[9] <= M_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[10] <= M_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[11] <= M_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[12] <= M_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[13] <= M_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[14] <= M_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[15] <= M_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[16] <= M_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[17] <= M_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[18] <= M_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[19] <= M_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[20] <= M_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[21] <= M_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[22] <= M_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[23] <= M_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[24] <= M_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[25] <= M_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[26] <= M_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[27] <= M_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[28] <= M_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[29] <= M_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[30] <= M_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[31] <= M_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_41g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_41g1:auto_generated.rden_b
data_a[0] => altsyncram_41g1:auto_generated.data_a[0]
data_a[1] => altsyncram_41g1:auto_generated.data_a[1]
data_a[2] => altsyncram_41g1:auto_generated.data_a[2]
data_a[3] => altsyncram_41g1:auto_generated.data_a[3]
data_a[4] => altsyncram_41g1:auto_generated.data_a[4]
data_a[5] => altsyncram_41g1:auto_generated.data_a[5]
data_a[6] => altsyncram_41g1:auto_generated.data_a[6]
data_a[7] => altsyncram_41g1:auto_generated.data_a[7]
data_a[8] => altsyncram_41g1:auto_generated.data_a[8]
data_a[9] => altsyncram_41g1:auto_generated.data_a[9]
data_a[10] => altsyncram_41g1:auto_generated.data_a[10]
data_a[11] => altsyncram_41g1:auto_generated.data_a[11]
data_a[12] => altsyncram_41g1:auto_generated.data_a[12]
data_a[13] => altsyncram_41g1:auto_generated.data_a[13]
data_a[14] => altsyncram_41g1:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
address_a[0] => altsyncram_41g1:auto_generated.address_a[0]
address_a[1] => altsyncram_41g1:auto_generated.address_a[1]
address_a[2] => altsyncram_41g1:auto_generated.address_a[2]
address_a[3] => altsyncram_41g1:auto_generated.address_a[3]
address_a[4] => altsyncram_41g1:auto_generated.address_a[4]
address_a[5] => altsyncram_41g1:auto_generated.address_a[5]
address_a[6] => altsyncram_41g1:auto_generated.address_a[6]
address_b[0] => altsyncram_41g1:auto_generated.address_b[0]
address_b[1] => altsyncram_41g1:auto_generated.address_b[1]
address_b[2] => altsyncram_41g1:auto_generated.address_b[2]
address_b[3] => altsyncram_41g1:auto_generated.address_b[3]
address_b[4] => altsyncram_41g1:auto_generated.address_b[4]
address_b[5] => altsyncram_41g1:auto_generated.address_b[5]
address_b[6] => altsyncram_41g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_b[0] <= altsyncram_41g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_41g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_41g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_41g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_41g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_41g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_41g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_41g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_41g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_41g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_41g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_41g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_41g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_41g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_41g1:auto_generated.q_b[14]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_3nf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_3nf1:auto_generated.rden_b
data_a[0] => altsyncram_3nf1:auto_generated.data_a[0]
data_a[1] => altsyncram_3nf1:auto_generated.data_a[1]
data_a[2] => altsyncram_3nf1:auto_generated.data_a[2]
data_a[3] => altsyncram_3nf1:auto_generated.data_a[3]
data_a[4] => altsyncram_3nf1:auto_generated.data_a[4]
data_a[5] => altsyncram_3nf1:auto_generated.data_a[5]
data_a[6] => altsyncram_3nf1:auto_generated.data_a[6]
data_a[7] => altsyncram_3nf1:auto_generated.data_a[7]
data_a[8] => altsyncram_3nf1:auto_generated.data_a[8]
data_a[9] => altsyncram_3nf1:auto_generated.data_a[9]
data_a[10] => altsyncram_3nf1:auto_generated.data_a[10]
data_a[11] => altsyncram_3nf1:auto_generated.data_a[11]
data_a[12] => altsyncram_3nf1:auto_generated.data_a[12]
data_a[13] => altsyncram_3nf1:auto_generated.data_a[13]
data_a[14] => altsyncram_3nf1:auto_generated.data_a[14]
data_a[15] => altsyncram_3nf1:auto_generated.data_a[15]
data_a[16] => altsyncram_3nf1:auto_generated.data_a[16]
data_a[17] => altsyncram_3nf1:auto_generated.data_a[17]
data_a[18] => altsyncram_3nf1:auto_generated.data_a[18]
data_a[19] => altsyncram_3nf1:auto_generated.data_a[19]
data_a[20] => altsyncram_3nf1:auto_generated.data_a[20]
data_a[21] => altsyncram_3nf1:auto_generated.data_a[21]
data_a[22] => altsyncram_3nf1:auto_generated.data_a[22]
data_a[23] => altsyncram_3nf1:auto_generated.data_a[23]
data_a[24] => altsyncram_3nf1:auto_generated.data_a[24]
data_a[25] => altsyncram_3nf1:auto_generated.data_a[25]
data_a[26] => altsyncram_3nf1:auto_generated.data_a[26]
data_a[27] => altsyncram_3nf1:auto_generated.data_a[27]
data_a[28] => altsyncram_3nf1:auto_generated.data_a[28]
data_a[29] => altsyncram_3nf1:auto_generated.data_a[29]
data_a[30] => altsyncram_3nf1:auto_generated.data_a[30]
data_a[31] => altsyncram_3nf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_3nf1:auto_generated.address_a[0]
address_a[1] => altsyncram_3nf1:auto_generated.address_a[1]
address_a[2] => altsyncram_3nf1:auto_generated.address_a[2]
address_a[3] => altsyncram_3nf1:auto_generated.address_a[3]
address_a[4] => altsyncram_3nf1:auto_generated.address_a[4]
address_b[0] => altsyncram_3nf1:auto_generated.address_b[0]
address_b[1] => altsyncram_3nf1:auto_generated.address_b[1]
address_b[2] => altsyncram_3nf1:auto_generated.address_b[2]
address_b[3] => altsyncram_3nf1:auto_generated.address_b[3]
address_b[4] => altsyncram_3nf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3nf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_3nf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3nf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3nf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3nf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3nf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3nf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3nf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3nf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_3nf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_3nf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_3nf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_3nf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_3nf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_3nf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_3nf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_3nf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_3nf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_3nf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_3nf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_3nf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_3nf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_3nf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_3nf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_3nf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_3nf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_3nf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_3nf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_3nf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_3nf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_3nf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_3nf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_3nf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_4nf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_4nf1:auto_generated.rden_b
data_a[0] => altsyncram_4nf1:auto_generated.data_a[0]
data_a[1] => altsyncram_4nf1:auto_generated.data_a[1]
data_a[2] => altsyncram_4nf1:auto_generated.data_a[2]
data_a[3] => altsyncram_4nf1:auto_generated.data_a[3]
data_a[4] => altsyncram_4nf1:auto_generated.data_a[4]
data_a[5] => altsyncram_4nf1:auto_generated.data_a[5]
data_a[6] => altsyncram_4nf1:auto_generated.data_a[6]
data_a[7] => altsyncram_4nf1:auto_generated.data_a[7]
data_a[8] => altsyncram_4nf1:auto_generated.data_a[8]
data_a[9] => altsyncram_4nf1:auto_generated.data_a[9]
data_a[10] => altsyncram_4nf1:auto_generated.data_a[10]
data_a[11] => altsyncram_4nf1:auto_generated.data_a[11]
data_a[12] => altsyncram_4nf1:auto_generated.data_a[12]
data_a[13] => altsyncram_4nf1:auto_generated.data_a[13]
data_a[14] => altsyncram_4nf1:auto_generated.data_a[14]
data_a[15] => altsyncram_4nf1:auto_generated.data_a[15]
data_a[16] => altsyncram_4nf1:auto_generated.data_a[16]
data_a[17] => altsyncram_4nf1:auto_generated.data_a[17]
data_a[18] => altsyncram_4nf1:auto_generated.data_a[18]
data_a[19] => altsyncram_4nf1:auto_generated.data_a[19]
data_a[20] => altsyncram_4nf1:auto_generated.data_a[20]
data_a[21] => altsyncram_4nf1:auto_generated.data_a[21]
data_a[22] => altsyncram_4nf1:auto_generated.data_a[22]
data_a[23] => altsyncram_4nf1:auto_generated.data_a[23]
data_a[24] => altsyncram_4nf1:auto_generated.data_a[24]
data_a[25] => altsyncram_4nf1:auto_generated.data_a[25]
data_a[26] => altsyncram_4nf1:auto_generated.data_a[26]
data_a[27] => altsyncram_4nf1:auto_generated.data_a[27]
data_a[28] => altsyncram_4nf1:auto_generated.data_a[28]
data_a[29] => altsyncram_4nf1:auto_generated.data_a[29]
data_a[30] => altsyncram_4nf1:auto_generated.data_a[30]
data_a[31] => altsyncram_4nf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_4nf1:auto_generated.address_a[0]
address_a[1] => altsyncram_4nf1:auto_generated.address_a[1]
address_a[2] => altsyncram_4nf1:auto_generated.address_a[2]
address_a[3] => altsyncram_4nf1:auto_generated.address_a[3]
address_a[4] => altsyncram_4nf1:auto_generated.address_a[4]
address_b[0] => altsyncram_4nf1:auto_generated.address_b[0]
address_b[1] => altsyncram_4nf1:auto_generated.address_b[1]
address_b[2] => altsyncram_4nf1:auto_generated.address_b[2]
address_b[3] => altsyncram_4nf1:auto_generated.address_b[3]
address_b[4] => altsyncram_4nf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4nf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_4nf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4nf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4nf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4nf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4nf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4nf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4nf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4nf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_4nf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_4nf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_4nf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_4nf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_4nf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_4nf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_4nf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_4nf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_4nf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_4nf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_4nf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_4nf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_4nf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_4nf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_4nf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_4nf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_4nf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_4nf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_4nf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_4nf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_4nf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_4nf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_4nf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_4nf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
M_mul_src1[0] => altmult_add:the_altmult_add_part_1.dataa[0]
M_mul_src1[1] => altmult_add:the_altmult_add_part_1.dataa[1]
M_mul_src1[2] => altmult_add:the_altmult_add_part_1.dataa[2]
M_mul_src1[3] => altmult_add:the_altmult_add_part_1.dataa[3]
M_mul_src1[4] => altmult_add:the_altmult_add_part_1.dataa[4]
M_mul_src1[5] => altmult_add:the_altmult_add_part_1.dataa[5]
M_mul_src1[6] => altmult_add:the_altmult_add_part_1.dataa[6]
M_mul_src1[7] => altmult_add:the_altmult_add_part_1.dataa[7]
M_mul_src1[8] => altmult_add:the_altmult_add_part_1.dataa[8]
M_mul_src1[9] => altmult_add:the_altmult_add_part_1.dataa[9]
M_mul_src1[10] => altmult_add:the_altmult_add_part_1.dataa[10]
M_mul_src1[11] => altmult_add:the_altmult_add_part_1.dataa[11]
M_mul_src1[12] => altmult_add:the_altmult_add_part_1.dataa[12]
M_mul_src1[13] => altmult_add:the_altmult_add_part_1.dataa[13]
M_mul_src1[14] => altmult_add:the_altmult_add_part_1.dataa[14]
M_mul_src1[15] => altmult_add:the_altmult_add_part_1.dataa[15]
M_mul_src1[16] => altmult_add:the_altmult_add_part_2.dataa[0]
M_mul_src1[17] => altmult_add:the_altmult_add_part_2.dataa[1]
M_mul_src1[18] => altmult_add:the_altmult_add_part_2.dataa[2]
M_mul_src1[19] => altmult_add:the_altmult_add_part_2.dataa[3]
M_mul_src1[20] => altmult_add:the_altmult_add_part_2.dataa[4]
M_mul_src1[21] => altmult_add:the_altmult_add_part_2.dataa[5]
M_mul_src1[22] => altmult_add:the_altmult_add_part_2.dataa[6]
M_mul_src1[23] => altmult_add:the_altmult_add_part_2.dataa[7]
M_mul_src1[24] => altmult_add:the_altmult_add_part_2.dataa[8]
M_mul_src1[25] => altmult_add:the_altmult_add_part_2.dataa[9]
M_mul_src1[26] => altmult_add:the_altmult_add_part_2.dataa[10]
M_mul_src1[27] => altmult_add:the_altmult_add_part_2.dataa[11]
M_mul_src1[28] => altmult_add:the_altmult_add_part_2.dataa[12]
M_mul_src1[29] => altmult_add:the_altmult_add_part_2.dataa[13]
M_mul_src1[30] => altmult_add:the_altmult_add_part_2.dataa[14]
M_mul_src1[31] => altmult_add:the_altmult_add_part_2.dataa[15]
M_mul_src2[0] => altmult_add:the_altmult_add_part_2.datab[0]
M_mul_src2[0] => altmult_add:the_altmult_add_part_1.datab[0]
M_mul_src2[1] => altmult_add:the_altmult_add_part_2.datab[1]
M_mul_src2[1] => altmult_add:the_altmult_add_part_1.datab[1]
M_mul_src2[2] => altmult_add:the_altmult_add_part_2.datab[2]
M_mul_src2[2] => altmult_add:the_altmult_add_part_1.datab[2]
M_mul_src2[3] => altmult_add:the_altmult_add_part_2.datab[3]
M_mul_src2[3] => altmult_add:the_altmult_add_part_1.datab[3]
M_mul_src2[4] => altmult_add:the_altmult_add_part_2.datab[4]
M_mul_src2[4] => altmult_add:the_altmult_add_part_1.datab[4]
M_mul_src2[5] => altmult_add:the_altmult_add_part_2.datab[5]
M_mul_src2[5] => altmult_add:the_altmult_add_part_1.datab[5]
M_mul_src2[6] => altmult_add:the_altmult_add_part_2.datab[6]
M_mul_src2[6] => altmult_add:the_altmult_add_part_1.datab[6]
M_mul_src2[7] => altmult_add:the_altmult_add_part_2.datab[7]
M_mul_src2[7] => altmult_add:the_altmult_add_part_1.datab[7]
M_mul_src2[8] => altmult_add:the_altmult_add_part_2.datab[8]
M_mul_src2[8] => altmult_add:the_altmult_add_part_1.datab[8]
M_mul_src2[9] => altmult_add:the_altmult_add_part_2.datab[9]
M_mul_src2[9] => altmult_add:the_altmult_add_part_1.datab[9]
M_mul_src2[10] => altmult_add:the_altmult_add_part_2.datab[10]
M_mul_src2[10] => altmult_add:the_altmult_add_part_1.datab[10]
M_mul_src2[11] => altmult_add:the_altmult_add_part_2.datab[11]
M_mul_src2[11] => altmult_add:the_altmult_add_part_1.datab[11]
M_mul_src2[12] => altmult_add:the_altmult_add_part_2.datab[12]
M_mul_src2[12] => altmult_add:the_altmult_add_part_1.datab[12]
M_mul_src2[13] => altmult_add:the_altmult_add_part_2.datab[13]
M_mul_src2[13] => altmult_add:the_altmult_add_part_1.datab[13]
M_mul_src2[14] => altmult_add:the_altmult_add_part_2.datab[14]
M_mul_src2[14] => altmult_add:the_altmult_add_part_1.datab[14]
M_mul_src2[15] => altmult_add:the_altmult_add_part_2.datab[15]
M_mul_src2[15] => altmult_add:the_altmult_add_part_1.datab[15]
M_mul_src2[16] => ~NO_FANOUT~
M_mul_src2[17] => ~NO_FANOUT~
M_mul_src2[18] => ~NO_FANOUT~
M_mul_src2[19] => ~NO_FANOUT~
M_mul_src2[20] => ~NO_FANOUT~
M_mul_src2[21] => ~NO_FANOUT~
M_mul_src2[22] => ~NO_FANOUT~
M_mul_src2[23] => ~NO_FANOUT~
M_mul_src2[24] => ~NO_FANOUT~
M_mul_src2[25] => ~NO_FANOUT~
M_mul_src2[26] => ~NO_FANOUT~
M_mul_src2[27] => ~NO_FANOUT~
M_mul_src2[28] => ~NO_FANOUT~
M_mul_src2[29] => ~NO_FANOUT~
M_mul_src2[30] => ~NO_FANOUT~
M_mul_src2[31] => ~NO_FANOUT~
clk => altmult_add:the_altmult_add_part_2.clock0
clk => altmult_add:the_altmult_add_part_1.clock0
reset_n => altmult_add:the_altmult_add_part_2.aclr0
reset_n => altmult_add:the_altmult_add_part_1.aclr0
M_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result[0]
M_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result[1]
M_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result[2]
M_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result[3]
M_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result[4]
M_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result[5]
M_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result[6]
M_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result[7]
M_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result[8]
M_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result[9]
M_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result[10]
M_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result[11]
M_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result[12]
M_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result[13]
M_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result[14]
M_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result[15]
M_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_en
E_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_en
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[16]
M_cmp_result => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_cmp_result
M_ctrl_exception => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_ctrl_exception
M_ctrl_ld => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_ld
M_ctrl_st => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_st
M_en => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_en
M_en => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_en
M_mem_baddr[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[0]
M_mem_baddr[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[1]
M_mem_baddr[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[2]
M_mem_baddr[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[3]
M_mem_baddr[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[4]
M_mem_baddr[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[5]
M_mem_baddr[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[6]
M_mem_baddr[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[7]
M_mem_baddr[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[8]
M_mem_baddr[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[9]
M_mem_baddr[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[10]
M_mem_baddr[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[11]
M_mem_baddr[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[12]
M_mem_baddr[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[13]
M_mem_baddr[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[14]
M_mem_baddr[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[15]
M_mem_baddr[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[16]
M_mem_baddr[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[17]
M_mem_baddr[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[18]
M_op_beq => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_beq
M_op_bge => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bge
M_op_bgeu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bgeu
M_op_blt => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_blt
M_op_bltu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bltu
M_op_bne => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bne
M_op_br => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_br
M_op_bret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bret
M_op_call => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_call
M_op_callr => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_callr
M_op_eret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_eret
M_op_jmp => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_jmp
M_op_ret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_ret
M_pcb[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[0]
M_pcb[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[1]
M_pcb[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[2]
M_pcb[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[3]
M_pcb[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[4]
M_pcb[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[5]
M_pcb[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[6]
M_pcb[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[7]
M_pcb[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[8]
M_pcb[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[9]
M_pcb[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[10]
M_pcb[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[11]
M_pcb[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[12]
M_pcb[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[13]
M_pcb[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[14]
M_pcb[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[15]
M_pcb[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[16]
M_pcb[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[17]
M_pcb[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[18]
M_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[0]
M_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[1]
M_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[2]
M_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[3]
M_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[4]
M_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[5]
M_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[6]
M_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[7]
M_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[8]
M_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[9]
M_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[10]
M_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[11]
M_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[12]
M_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[13]
M_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[14]
M_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[15]
M_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[16]
M_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[17]
M_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[18]
M_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[19]
M_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[20]
M_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[21]
M_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[22]
M_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[23]
M_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[24]
M_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[25]
M_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[26]
M_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[27]
M_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[28]
M_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[29]
M_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[30]
M_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[31]
M_valid => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_valid
M_valid => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_valid
M_wr_data_filtered[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[0]
M_wr_data_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[0]
M_wr_data_filtered[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[1]
M_wr_data_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[1]
M_wr_data_filtered[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[2]
M_wr_data_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[2]
M_wr_data_filtered[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[3]
M_wr_data_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[3]
M_wr_data_filtered[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[4]
M_wr_data_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[4]
M_wr_data_filtered[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[5]
M_wr_data_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[5]
M_wr_data_filtered[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[6]
M_wr_data_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[6]
M_wr_data_filtered[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[7]
M_wr_data_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[7]
M_wr_data_filtered[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[8]
M_wr_data_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[8]
M_wr_data_filtered[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[9]
M_wr_data_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[9]
M_wr_data_filtered[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[10]
M_wr_data_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[10]
M_wr_data_filtered[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[11]
M_wr_data_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[11]
M_wr_data_filtered[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[12]
M_wr_data_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[12]
M_wr_data_filtered[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[13]
M_wr_data_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[13]
M_wr_data_filtered[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[14]
M_wr_data_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[14]
M_wr_data_filtered[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[15]
M_wr_data_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[15]
M_wr_data_filtered[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[16]
M_wr_data_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[16]
M_wr_data_filtered[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[17]
M_wr_data_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[17]
M_wr_data_filtered[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[18]
M_wr_data_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[18]
M_wr_data_filtered[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[19]
M_wr_data_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[19]
M_wr_data_filtered[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[20]
M_wr_data_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[20]
M_wr_data_filtered[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[21]
M_wr_data_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[21]
M_wr_data_filtered[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[22]
M_wr_data_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[22]
M_wr_data_filtered[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[23]
M_wr_data_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[23]
M_wr_data_filtered[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[24]
M_wr_data_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[24]
M_wr_data_filtered[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[25]
M_wr_data_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[25]
M_wr_data_filtered[26] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[26]
M_wr_data_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[26]
M_wr_data_filtered[27] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[27]
M_wr_data_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[27]
M_wr_data_filtered[28] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[28]
M_wr_data_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[28]
M_wr_data_filtered[29] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[29]
M_wr_data_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[29]
M_wr_data_filtered[30] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[30]
M_wr_data_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[30]
M_wr_data_filtered[31] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[31]
M_wr_data_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[31]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => A_WE_StdLogicVector~31.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~30.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~29.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~28.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~27.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~26.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~25.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~24.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~23.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~22.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~21.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~20.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~19.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~18.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~17.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~16.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~15.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~14.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~13.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~12.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~11.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~10.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~9.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~8.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~7.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~6.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~5.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~4.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~3.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~2.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~1.OUTPUTSELECT
address[8] => A_WE_StdLogicVector~0.OUTPUTSELECT
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => internal_resetlatch.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => process0~0.IN0
hbreak_enabled => process0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector~2.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector~3.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector~0.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process1~3.IN1
jdo[24] => A_WE_StdLogicVector~4.OUTPUTSELECT
jdo[25] => process1~1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => probepresent.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process1~2.IN1
ocireg_mrs => process1~0.IN0
reset => internal_resetlatch~0.OUTPUTSELECT
reset => jtag_break~1.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => process1~3.IN0
take_action_ocimem_a => process1~1.IN1
take_action_ocimem_a => internal_resetlatch~1.OUTPUTSELECT
take_action_ocimem_a => jtag_break~2.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process1~2.IN0
take_action_ocireg => process1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN1
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6~0.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
clk => MonWr.CLK
clk => MonRd.CLK
clk => MonRd1.CLK
clk => MonAReg[10].CLK
clk => MonAReg[9].CLK
clk => MonAReg[8].CLK
clk => MonAReg[7].CLK
clk => MonAReg[6].CLK
clk => MonAReg[5].CLK
clk => MonAReg[4].CLK
clk => MonAReg[3].CLK
clk => MonAReg[2].CLK
clk => internal_MonDReg[31].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[0].CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
debugaccess => module_input6~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg~63.DATAB
jdo[4] => internal_MonDReg~62.DATAB
jdo[5] => internal_MonDReg~61.DATAB
jdo[6] => internal_MonDReg~60.DATAB
jdo[7] => internal_MonDReg~59.DATAB
jdo[8] => internal_MonDReg~58.DATAB
jdo[9] => internal_MonDReg~57.DATAB
jdo[10] => internal_MonDReg~56.DATAB
jdo[11] => internal_MonDReg~55.DATAB
jdo[12] => internal_MonDReg~54.DATAB
jdo[13] => internal_MonDReg~53.DATAB
jdo[14] => internal_MonDReg~52.DATAB
jdo[15] => internal_MonDReg~51.DATAB
jdo[16] => internal_MonDReg~50.DATAB
jdo[17] => internal_MonDReg~49.DATAB
jdo[17] => MonAReg~9.DATAB
jdo[18] => internal_MonDReg~48.DATAB
jdo[19] => internal_MonDReg~47.DATAB
jdo[20] => internal_MonDReg~46.DATAB
jdo[21] => internal_MonDReg~45.DATAB
jdo[22] => internal_MonDReg~44.DATAB
jdo[23] => internal_MonDReg~43.DATAB
jdo[24] => internal_MonDReg~42.DATAB
jdo[25] => internal_MonDReg~41.DATAB
jdo[26] => internal_MonDReg~40.DATAB
jdo[26] => MonAReg~17.DATAB
jdo[27] => internal_MonDReg~39.DATAB
jdo[27] => MonAReg~16.DATAB
jdo[28] => internal_MonDReg~38.DATAB
jdo[28] => MonAReg~15.DATAB
jdo[29] => internal_MonDReg~37.DATAB
jdo[29] => MonAReg~14.DATAB
jdo[30] => internal_MonDReg~36.DATAB
jdo[30] => MonAReg~13.DATAB
jdo[31] => internal_MonDReg~35.DATAB
jdo[31] => MonAReg~12.DATAB
jdo[32] => internal_MonDReg~34.DATAB
jdo[32] => MonAReg~11.DATAB
jdo[33] => internal_MonDReg~33.DATAB
jdo[33] => MonAReg~10.DATAB
jdo[34] => internal_MonDReg~32.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[0].ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~95.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~94.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~93.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~92.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~91.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~90.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~89.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~88.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~87.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~86.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~85.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~84.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~83.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~82.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~81.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~80.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~79.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~78.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~77.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~76.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~75.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~74.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~73.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~72.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~71.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~70.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~69.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~68.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~67.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~66.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~65.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg~64.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_a => MonAReg~16.OUTPUTSELECT
take_action_ocimem_a => MonAReg~15.OUTPUTSELECT
take_action_ocimem_a => MonAReg~14.OUTPUTSELECT
take_action_ocimem_a => MonAReg~13.OUTPUTSELECT
take_action_ocimem_a => MonAReg~12.OUTPUTSELECT
take_action_ocimem_a => MonAReg~11.OUTPUTSELECT
take_action_ocimem_a => MonAReg~10.OUTPUTSELECT
take_action_ocimem_a => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~63.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~62.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~61.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~60.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~59.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~58.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~57.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~56.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~55.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~54.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~53.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~52.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~51.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~50.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~49.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~48.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~47.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~46.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~45.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~44.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~43.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~42.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~41.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~40.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~39.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~38.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~37.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~36.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~35.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~34.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~33.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg~32.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_action_ocimem_b => MonAReg~7.OUTPUTSELECT
take_action_ocimem_b => MonAReg~6.OUTPUTSELECT
take_action_ocimem_b => MonAReg~5.OUTPUTSELECT
take_action_ocimem_b => MonAReg~4.OUTPUTSELECT
take_action_ocimem_b => MonAReg~3.OUTPUTSELECT
take_action_ocimem_b => MonAReg~2.OUTPUTSELECT
take_action_ocimem_b => MonAReg~1.OUTPUTSELECT
take_action_ocimem_b => MonAReg~0.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6~0.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t072:auto_generated.q_a[0]
q_a[1] <= altsyncram_t072:auto_generated.q_a[1]
q_a[2] <= altsyncram_t072:auto_generated.q_a[2]
q_a[3] <= altsyncram_t072:auto_generated.q_a[3]
q_a[4] <= altsyncram_t072:auto_generated.q_a[4]
q_a[5] <= altsyncram_t072:auto_generated.q_a[5]
q_a[6] <= altsyncram_t072:auto_generated.q_a[6]
q_a[7] <= altsyncram_t072:auto_generated.q_a[7]
q_a[8] <= altsyncram_t072:auto_generated.q_a[8]
q_a[9] <= altsyncram_t072:auto_generated.q_a[9]
q_a[10] <= altsyncram_t072:auto_generated.q_a[10]
q_a[11] <= altsyncram_t072:auto_generated.q_a[11]
q_a[12] <= altsyncram_t072:auto_generated.q_a[12]
q_a[13] <= altsyncram_t072:auto_generated.q_a[13]
q_a[14] <= altsyncram_t072:auto_generated.q_a[14]
q_a[15] <= altsyncram_t072:auto_generated.q_a[15]
q_a[16] <= altsyncram_t072:auto_generated.q_a[16]
q_a[17] <= altsyncram_t072:auto_generated.q_a[17]
q_a[18] <= altsyncram_t072:auto_generated.q_a[18]
q_a[19] <= altsyncram_t072:auto_generated.q_a[19]
q_a[20] <= altsyncram_t072:auto_generated.q_a[20]
q_a[21] <= altsyncram_t072:auto_generated.q_a[21]
q_a[22] <= altsyncram_t072:auto_generated.q_a[22]
q_a[23] <= altsyncram_t072:auto_generated.q_a[23]
q_a[24] <= altsyncram_t072:auto_generated.q_a[24]
q_a[25] <= altsyncram_t072:auto_generated.q_a[25]
q_a[26] <= altsyncram_t072:auto_generated.q_a[26]
q_a[27] <= altsyncram_t072:auto_generated.q_a[27]
q_a[28] <= altsyncram_t072:auto_generated.q_a[28]
q_a[29] <= altsyncram_t072:auto_generated.q_a[29]
q_a[30] <= altsyncram_t072:auto_generated.q_a[30]
q_a[31] <= altsyncram_t072:auto_generated.q_a[31]
q_b[0] <= altsyncram_t072:auto_generated.q_b[0]
q_b[1] <= altsyncram_t072:auto_generated.q_b[1]
q_b[2] <= altsyncram_t072:auto_generated.q_b[2]
q_b[3] <= altsyncram_t072:auto_generated.q_b[3]
q_b[4] <= altsyncram_t072:auto_generated.q_b[4]
q_b[5] <= altsyncram_t072:auto_generated.q_b[5]
q_b[6] <= altsyncram_t072:auto_generated.q_b[6]
q_b[7] <= altsyncram_t072:auto_generated.q_b[7]
q_b[8] <= altsyncram_t072:auto_generated.q_b[8]
q_b[9] <= altsyncram_t072:auto_generated.q_b[9]
q_b[10] <= altsyncram_t072:auto_generated.q_b[10]
q_b[11] <= altsyncram_t072:auto_generated.q_b[11]
q_b[12] <= altsyncram_t072:auto_generated.q_b[12]
q_b[13] <= altsyncram_t072:auto_generated.q_b[13]
q_b[14] <= altsyncram_t072:auto_generated.q_b[14]
q_b[15] <= altsyncram_t072:auto_generated.q_b[15]
q_b[16] <= altsyncram_t072:auto_generated.q_b[16]
q_b[17] <= altsyncram_t072:auto_generated.q_b[17]
q_b[18] <= altsyncram_t072:auto_generated.q_b[18]
q_b[19] <= altsyncram_t072:auto_generated.q_b[19]
q_b[20] <= altsyncram_t072:auto_generated.q_b[20]
q_b[21] <= altsyncram_t072:auto_generated.q_b[21]
q_b[22] <= altsyncram_t072:auto_generated.q_b[22]
q_b[23] <= altsyncram_t072:auto_generated.q_b[23]
q_b[24] <= altsyncram_t072:auto_generated.q_b[24]
q_b[25] <= altsyncram_t072:auto_generated.q_b[25]
q_b[26] <= altsyncram_t072:auto_generated.q_b[26]
q_b[27] <= altsyncram_t072:auto_generated.q_b[27]
q_b[28] <= altsyncram_t072:auto_generated.q_b[28]
q_b[29] <= altsyncram_t072:auto_generated.q_b[29]
q_b[30] <= altsyncram_t072:auto_generated.q_b[30]
q_b[31] <= altsyncram_t072:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal1.IN17
address[0] => Equal0.IN17
address[1] => Equal1.IN16
address[1] => Equal0.IN16
address[2] => Equal1.IN15
address[2] => Equal0.IN15
address[3] => Equal1.IN14
address[3] => Equal0.IN14
address[4] => Equal1.IN13
address[4] => Equal0.IN13
address[5] => Equal1.IN12
address[5] => Equal0.IN12
address[6] => Equal1.IN11
address[6] => Equal0.IN11
address[7] => Equal1.IN10
address[7] => Equal0.IN10
address[8] => Equal1.IN9
address[8] => Equal0.IN9
chipselect => write_strobe~0.IN0
clk => internal_oci_single_step_mode1.CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[0].CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector~63.DATAB
monitor_go => A_WE_StdLogicVector~61.DATAB
monitor_ready => A_WE_StdLogicVector~62.DATAB
reset_n => internal_oci_single_step_mode1.ACLR
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[0].PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => internal_oci_ienable1[2].DATAIN
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[3] => internal_oci_ienable1[3].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => process3~0.IN0
dbrk_goto1 => process3~2.IN0
dbrk_hit0 => ~NO_FANOUT~
dbrk_hit1 => ~NO_FANOUT~
dbrk_hit2 => ~NO_FANOUT~
dbrk_hit3 => ~NO_FANOUT~
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => process3~0.IN1
xbrk_goto1 => process3~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= dbrk0~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[24] <= dbrk0~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[25] <= dbrk0~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[26] <= dbrk0~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[27] <= dbrk0~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[28] <= dbrk0~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[29] <= dbrk0~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[30] <= dbrk0~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[31] <= dbrk0~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[32] <= dbrk0~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= dbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[72] <= dbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[73] <= dbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[74] <= dbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= dbrk1~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[24] <= dbrk1~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[25] <= dbrk1~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[26] <= dbrk1~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[27] <= dbrk1~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[28] <= dbrk1~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[29] <= dbrk1~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[30] <= dbrk1~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[31] <= dbrk1~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[32] <= dbrk1~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= dbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[72] <= dbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[73] <= dbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[74] <= dbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[0] <= dbrk2~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[1] <= dbrk2~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[2] <= dbrk2~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[3] <= dbrk2~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[4] <= dbrk2~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[5] <= dbrk2~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[6] <= dbrk2~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[7] <= dbrk2~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[8] <= dbrk2~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[9] <= dbrk2~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[10] <= dbrk2~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[11] <= dbrk2~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[12] <= dbrk2~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[13] <= dbrk2~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[14] <= dbrk2~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[15] <= dbrk2~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[16] <= dbrk2~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[17] <= dbrk2~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[18] <= dbrk2~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[19] <= dbrk2~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[20] <= dbrk2~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[21] <= dbrk2~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[22] <= dbrk2~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[23] <= dbrk2~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[24] <= dbrk2~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[25] <= dbrk2~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[26] <= dbrk2~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[27] <= dbrk2~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[28] <= dbrk2~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[29] <= dbrk2~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[30] <= dbrk2~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[31] <= dbrk2~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[32] <= dbrk2~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[33] <= dbrk2~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[34] <= dbrk2~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[35] <= dbrk2~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[36] <= dbrk2~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[37] <= dbrk2~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[38] <= dbrk2~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[39] <= dbrk2~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[40] <= dbrk2~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[41] <= dbrk2~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[42] <= dbrk2~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[43] <= dbrk2~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[44] <= dbrk2~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[45] <= dbrk2~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[46] <= dbrk2~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[47] <= dbrk2~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[48] <= dbrk2~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[49] <= dbrk2~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[50] <= dbrk2~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[51] <= dbrk2~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[52] <= dbrk2~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[53] <= dbrk2~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[54] <= dbrk2~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[55] <= dbrk2~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[56] <= dbrk2~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[57] <= dbrk2~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[58] <= dbrk2~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[59] <= dbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[60] <= dbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[61] <= dbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[62] <= dbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[63] <= dbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[64] <= dbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[65] <= dbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[66] <= dbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[67] <= dbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[68] <= dbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[69] <= dbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[70] <= dbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[71] <= dbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[72] <= dbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[73] <= dbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[74] <= dbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[75] <= dbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[76] <= dbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[77] <= dbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[0] <= dbrk3~77.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[1] <= dbrk3~76.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[2] <= dbrk3~75.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[3] <= dbrk3~74.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[4] <= dbrk3~73.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[5] <= dbrk3~72.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[6] <= dbrk3~71.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[7] <= dbrk3~70.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[8] <= dbrk3~69.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[9] <= dbrk3~68.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[10] <= dbrk3~67.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[11] <= dbrk3~66.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[12] <= dbrk3~65.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[13] <= dbrk3~64.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[14] <= dbrk3~63.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[15] <= dbrk3~62.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[16] <= dbrk3~61.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[17] <= dbrk3~60.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[18] <= dbrk3~59.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[19] <= dbrk3~58.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[20] <= dbrk3~57.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[21] <= dbrk3~56.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[22] <= dbrk3~55.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[23] <= dbrk3~54.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[24] <= dbrk3~53.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[25] <= dbrk3~52.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[26] <= dbrk3~51.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[27] <= dbrk3~50.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[28] <= dbrk3~49.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[29] <= dbrk3~48.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[30] <= dbrk3~47.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[31] <= dbrk3~46.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[32] <= dbrk3~45.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[33] <= dbrk3~44.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[34] <= dbrk3~43.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[35] <= dbrk3~42.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[36] <= dbrk3~41.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[37] <= dbrk3~40.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[38] <= dbrk3~39.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[39] <= dbrk3~38.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[40] <= dbrk3~37.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[41] <= dbrk3~36.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[42] <= dbrk3~35.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[43] <= dbrk3~34.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[44] <= dbrk3~33.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[45] <= dbrk3~32.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[46] <= dbrk3~31.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[47] <= dbrk3~30.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[48] <= dbrk3~29.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[49] <= dbrk3~28.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[50] <= dbrk3~27.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[51] <= dbrk3~26.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[52] <= dbrk3~25.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[53] <= dbrk3~24.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[54] <= dbrk3~23.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[55] <= dbrk3~22.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[56] <= dbrk3~21.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[57] <= dbrk3~20.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[58] <= dbrk3~19.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[59] <= dbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[60] <= dbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[61] <= dbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[62] <= dbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[63] <= dbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[64] <= dbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[65] <= dbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[66] <= dbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[67] <= dbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[68] <= dbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[69] <= dbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[70] <= dbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[71] <= dbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[72] <= dbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[73] <= dbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[74] <= dbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[75] <= dbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[76] <= dbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[77] <= dbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[18] <= xbrk0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[18] <= xbrk1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[0] <= xbrk2~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[1] <= xbrk2~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[2] <= xbrk2~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[3] <= xbrk2~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[4] <= xbrk2~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[5] <= xbrk2~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[6] <= xbrk2~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[7] <= xbrk2~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[8] <= xbrk2~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[9] <= xbrk2~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[10] <= xbrk2~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[11] <= xbrk2~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[12] <= xbrk2~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[13] <= xbrk2~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[14] <= xbrk2~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[15] <= xbrk2~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[16] <= xbrk2~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[17] <= xbrk2~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[18] <= xbrk2~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[0] <= xbrk3~18.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[1] <= xbrk3~17.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[2] <= xbrk3~16.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[3] <= xbrk3~15.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[4] <= xbrk3~14.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[5] <= xbrk3~13.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[6] <= xbrk3~12.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[7] <= xbrk3~11.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[8] <= xbrk3~10.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[9] <= xbrk3~9.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[10] <= xbrk3~8.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[11] <= xbrk3~7.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[12] <= xbrk3~6.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[13] <= xbrk3~5.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[14] <= xbrk3~4.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[15] <= xbrk3~3.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[16] <= xbrk3~2.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[17] <= xbrk3~1.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[18] <= xbrk3~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
D_en => xbrk_hit2.ENA
D_en => xbrk_hit3.ENA
E_en => E_xbrk_goto1.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_valid => xbrk_goto1~0.IN1
E_valid => xbrk_goto0~0.IN1
E_valid => xbrk_trigout~0.IN1
E_valid => xbrk_traceoff~0.IN1
E_valid => xbrk_traceon~0.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
clk => xbrk_hit0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit3.CLK
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => xbrk_hit3.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => E_xbrk_goto1.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => xbrk3_armed~0.IN0
trigger_state_0 => xbrk2_armed~0.IN0
trigger_state_0 => xbrk1_armed~0.IN0
trigger_state_0 => xbrk0_armed~0.IN0
trigger_state_1 => xbrk3_armed~1.IN0
trigger_state_1 => xbrk2_armed~1.IN0
trigger_state_1 => xbrk1_armed~1.IN0
trigger_state_1 => xbrk0_armed~1.IN0
xbrk0[0] => ~NO_FANOUT~
xbrk0[1] => ~NO_FANOUT~
xbrk0[2] => ~NO_FANOUT~
xbrk0[3] => ~NO_FANOUT~
xbrk0[4] => ~NO_FANOUT~
xbrk0[5] => ~NO_FANOUT~
xbrk0[6] => ~NO_FANOUT~
xbrk0[7] => ~NO_FANOUT~
xbrk0[8] => ~NO_FANOUT~
xbrk0[9] => ~NO_FANOUT~
xbrk0[10] => ~NO_FANOUT~
xbrk0[11] => ~NO_FANOUT~
xbrk0[12] => ~NO_FANOUT~
xbrk0[13] => ~NO_FANOUT~
xbrk0[14] => ~NO_FANOUT~
xbrk0[15] => ~NO_FANOUT~
xbrk0[16] => ~NO_FANOUT~
xbrk0[17] => ~NO_FANOUT~
xbrk0[18] => ~NO_FANOUT~
xbrk1[0] => ~NO_FANOUT~
xbrk1[1] => ~NO_FANOUT~
xbrk1[2] => ~NO_FANOUT~
xbrk1[3] => ~NO_FANOUT~
xbrk1[4] => ~NO_FANOUT~
xbrk1[5] => ~NO_FANOUT~
xbrk1[6] => ~NO_FANOUT~
xbrk1[7] => ~NO_FANOUT~
xbrk1[8] => ~NO_FANOUT~
xbrk1[9] => ~NO_FANOUT~
xbrk1[10] => ~NO_FANOUT~
xbrk1[11] => ~NO_FANOUT~
xbrk1[12] => ~NO_FANOUT~
xbrk1[13] => ~NO_FANOUT~
xbrk1[14] => ~NO_FANOUT~
xbrk1[15] => ~NO_FANOUT~
xbrk1[16] => ~NO_FANOUT~
xbrk1[17] => ~NO_FANOUT~
xbrk1[18] => ~NO_FANOUT~
xbrk2[0] => ~NO_FANOUT~
xbrk2[1] => ~NO_FANOUT~
xbrk2[2] => ~NO_FANOUT~
xbrk2[3] => ~NO_FANOUT~
xbrk2[4] => ~NO_FANOUT~
xbrk2[5] => ~NO_FANOUT~
xbrk2[6] => ~NO_FANOUT~
xbrk2[7] => ~NO_FANOUT~
xbrk2[8] => ~NO_FANOUT~
xbrk2[9] => ~NO_FANOUT~
xbrk2[10] => ~NO_FANOUT~
xbrk2[11] => ~NO_FANOUT~
xbrk2[12] => ~NO_FANOUT~
xbrk2[13] => ~NO_FANOUT~
xbrk2[14] => ~NO_FANOUT~
xbrk2[15] => ~NO_FANOUT~
xbrk2[16] => ~NO_FANOUT~
xbrk2[17] => ~NO_FANOUT~
xbrk2[18] => ~NO_FANOUT~
xbrk3[0] => ~NO_FANOUT~
xbrk3[1] => ~NO_FANOUT~
xbrk3[2] => ~NO_FANOUT~
xbrk3[3] => ~NO_FANOUT~
xbrk3[4] => ~NO_FANOUT~
xbrk3[5] => ~NO_FANOUT~
xbrk3[6] => ~NO_FANOUT~
xbrk3[7] => ~NO_FANOUT~
xbrk3[8] => ~NO_FANOUT~
xbrk3[9] => ~NO_FANOUT~
xbrk3[10] => ~NO_FANOUT~
xbrk3[11] => ~NO_FANOUT~
xbrk3[12] => ~NO_FANOUT~
xbrk3[13] => ~NO_FANOUT~
xbrk3[14] => ~NO_FANOUT~
xbrk3[15] => ~NO_FANOUT~
xbrk3[16] => ~NO_FANOUT~
xbrk3[17] => ~NO_FANOUT~
xbrk3[18] => ~NO_FANOUT~
xbrk_ctrl0[0] => xbrk_break_hit~1.IN1
xbrk_ctrl0[1] => xbrk_tout_hit~0.IN1
xbrk_ctrl0[2] => xbrk_toff_hit~0.IN1
xbrk_ctrl0[3] => xbrk_ton_hit~0.IN1
xbrk_ctrl0[4] => xbrk0_armed~0.IN1
xbrk_ctrl0[5] => xbrk0_armed~1.IN1
xbrk_ctrl0[6] => xbrk_goto0_hit~0.IN1
xbrk_ctrl0[7] => xbrk_goto1_hit~0.IN1
xbrk_ctrl1[0] => xbrk_break_hit~3.IN1
xbrk_ctrl1[1] => xbrk_tout_hit~1.IN1
xbrk_ctrl1[2] => xbrk_toff_hit~1.IN1
xbrk_ctrl1[3] => xbrk_ton_hit~1.IN1
xbrk_ctrl1[4] => xbrk1_armed~0.IN1
xbrk_ctrl1[5] => xbrk1_armed~1.IN1
xbrk_ctrl1[6] => xbrk_goto0_hit~1.IN1
xbrk_ctrl1[7] => xbrk_goto1_hit~1.IN1
xbrk_ctrl2[0] => xbrk_break_hit~6.IN1
xbrk_ctrl2[1] => xbrk_tout_hit~3.IN1
xbrk_ctrl2[2] => xbrk_toff_hit~3.IN1
xbrk_ctrl2[3] => xbrk_ton_hit~3.IN1
xbrk_ctrl2[4] => xbrk2_armed~0.IN1
xbrk_ctrl2[5] => xbrk2_armed~1.IN1
xbrk_ctrl2[6] => xbrk_goto0_hit~3.IN1
xbrk_ctrl2[7] => xbrk_goto1_hit~3.IN1
xbrk_ctrl3[0] => xbrk_break_hit~9.IN1
xbrk_ctrl3[1] => xbrk_tout_hit~5.IN1
xbrk_ctrl3[2] => xbrk_toff_hit~5.IN1
xbrk_ctrl3[3] => xbrk_ton_hit~5.IN1
xbrk_ctrl3[4] => xbrk3_armed~0.IN1
xbrk_ctrl3[5] => xbrk3_armed~1.IN1
xbrk_ctrl3[6] => xbrk_goto0_hit~5.IN1
xbrk_ctrl3[7] => xbrk_goto1_hit~5.IN1
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= xbrk_goto0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= xbrk_goto1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= xbrk_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= xbrk_traceon~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= xbrk_trigout~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
M_ctrl_ld => internal_cpu_d_read~0.IN1
M_ctrl_st => internal_cpu_d_write.IN0
M_en => cpu_d_read_valid.IN0
M_en => cpu_d_wait.DATAIN
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[0]
M_mem_baddr[0] => cpu_d_address[0].DATAIN
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[1]
M_mem_baddr[1] => cpu_d_address[1].DATAIN
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[2]
M_mem_baddr[2] => cpu_d_address[2].DATAIN
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[3]
M_mem_baddr[3] => cpu_d_address[3].DATAIN
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[4]
M_mem_baddr[4] => cpu_d_address[4].DATAIN
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[5]
M_mem_baddr[5] => cpu_d_address[5].DATAIN
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[6]
M_mem_baddr[6] => cpu_d_address[6].DATAIN
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[7]
M_mem_baddr[7] => cpu_d_address[7].DATAIN
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[8]
M_mem_baddr[8] => cpu_d_address[8].DATAIN
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[9]
M_mem_baddr[9] => cpu_d_address[9].DATAIN
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[10]
M_mem_baddr[10] => cpu_d_address[10].DATAIN
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[11]
M_mem_baddr[11] => cpu_d_address[11].DATAIN
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[12]
M_mem_baddr[12] => cpu_d_address[12].DATAIN
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[13]
M_mem_baddr[13] => cpu_d_address[13].DATAIN
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[14]
M_mem_baddr[14] => cpu_d_address[14].DATAIN
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[15]
M_mem_baddr[15] => cpu_d_address[15].DATAIN
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[16]
M_mem_baddr[16] => cpu_d_address[16].DATAIN
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[17]
M_mem_baddr[17] => cpu_d_address[17].DATAIN
M_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[18]
M_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[18]
M_mem_baddr[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[18]
M_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[18]
M_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[18]
M_mem_baddr[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[18]
M_mem_baddr[18] => cpu_d_address[18].DATAIN
M_st_data[0] => dbrk_data[0].DATAB
M_st_data[0] => cpu_d_writedata[0].DATAIN
M_st_data[1] => dbrk_data[1].DATAB
M_st_data[1] => cpu_d_writedata[1].DATAIN
M_st_data[2] => dbrk_data[2].DATAB
M_st_data[2] => cpu_d_writedata[2].DATAIN
M_st_data[3] => dbrk_data[3].DATAB
M_st_data[3] => cpu_d_writedata[3].DATAIN
M_st_data[4] => dbrk_data[4].DATAB
M_st_data[4] => cpu_d_writedata[4].DATAIN
M_st_data[5] => dbrk_data[5].DATAB
M_st_data[5] => cpu_d_writedata[5].DATAIN
M_st_data[6] => dbrk_data[6].DATAB
M_st_data[6] => cpu_d_writedata[6].DATAIN
M_st_data[7] => dbrk_data[7].DATAB
M_st_data[7] => cpu_d_writedata[7].DATAIN
M_st_data[8] => dbrk_data[8].DATAB
M_st_data[8] => cpu_d_writedata[8].DATAIN
M_st_data[9] => dbrk_data[9].DATAB
M_st_data[9] => cpu_d_writedata[9].DATAIN
M_st_data[10] => dbrk_data[10].DATAB
M_st_data[10] => cpu_d_writedata[10].DATAIN
M_st_data[11] => dbrk_data[11].DATAB
M_st_data[11] => cpu_d_writedata[11].DATAIN
M_st_data[12] => dbrk_data[12].DATAB
M_st_data[12] => cpu_d_writedata[12].DATAIN
M_st_data[13] => dbrk_data[13].DATAB
M_st_data[13] => cpu_d_writedata[13].DATAIN
M_st_data[14] => dbrk_data[14].DATAB
M_st_data[14] => cpu_d_writedata[14].DATAIN
M_st_data[15] => dbrk_data[15].DATAB
M_st_data[15] => cpu_d_writedata[15].DATAIN
M_st_data[16] => dbrk_data[16].DATAB
M_st_data[16] => cpu_d_writedata[16].DATAIN
M_st_data[17] => dbrk_data[17].DATAB
M_st_data[17] => cpu_d_writedata[17].DATAIN
M_st_data[18] => dbrk_data[18].DATAB
M_st_data[18] => cpu_d_writedata[18].DATAIN
M_st_data[19] => dbrk_data[19].DATAB
M_st_data[19] => cpu_d_writedata[19].DATAIN
M_st_data[20] => dbrk_data[20].DATAB
M_st_data[20] => cpu_d_writedata[20].DATAIN
M_st_data[21] => dbrk_data[21].DATAB
M_st_data[21] => cpu_d_writedata[21].DATAIN
M_st_data[22] => dbrk_data[22].DATAB
M_st_data[22] => cpu_d_writedata[22].DATAIN
M_st_data[23] => dbrk_data[23].DATAB
M_st_data[23] => cpu_d_writedata[23].DATAIN
M_st_data[24] => dbrk_data[24].DATAB
M_st_data[24] => cpu_d_writedata[24].DATAIN
M_st_data[25] => dbrk_data[25].DATAB
M_st_data[25] => cpu_d_writedata[25].DATAIN
M_st_data[26] => dbrk_data[26].DATAB
M_st_data[26] => cpu_d_writedata[26].DATAIN
M_st_data[27] => dbrk_data[27].DATAB
M_st_data[27] => cpu_d_writedata[27].DATAIN
M_st_data[28] => dbrk_data[28].DATAB
M_st_data[28] => cpu_d_writedata[28].DATAIN
M_st_data[29] => dbrk_data[29].DATAB
M_st_data[29] => cpu_d_writedata[29].DATAIN
M_st_data[30] => dbrk_data[30].DATAB
M_st_data[30] => cpu_d_writedata[30].DATAIN
M_st_data[31] => dbrk_data[31].DATAB
M_st_data[31] => cpu_d_writedata[31].DATAIN
M_valid => internal_cpu_d_write.IN1
M_valid => internal_cpu_d_read~0.IN0
M_wr_data_filtered[0] => dbrk_data[0].DATAA
M_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
M_wr_data_filtered[1] => dbrk_data[1].DATAA
M_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
M_wr_data_filtered[2] => dbrk_data[2].DATAA
M_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
M_wr_data_filtered[3] => dbrk_data[3].DATAA
M_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
M_wr_data_filtered[4] => dbrk_data[4].DATAA
M_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
M_wr_data_filtered[5] => dbrk_data[5].DATAA
M_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
M_wr_data_filtered[6] => dbrk_data[6].DATAA
M_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
M_wr_data_filtered[7] => dbrk_data[7].DATAA
M_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
M_wr_data_filtered[8] => dbrk_data[8].DATAA
M_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
M_wr_data_filtered[9] => dbrk_data[9].DATAA
M_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
M_wr_data_filtered[10] => dbrk_data[10].DATAA
M_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
M_wr_data_filtered[11] => dbrk_data[11].DATAA
M_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
M_wr_data_filtered[12] => dbrk_data[12].DATAA
M_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
M_wr_data_filtered[13] => dbrk_data[13].DATAA
M_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
M_wr_data_filtered[14] => dbrk_data[14].DATAA
M_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
M_wr_data_filtered[15] => dbrk_data[15].DATAA
M_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
M_wr_data_filtered[16] => dbrk_data[16].DATAA
M_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
M_wr_data_filtered[17] => dbrk_data[17].DATAA
M_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
M_wr_data_filtered[18] => dbrk_data[18].DATAA
M_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
M_wr_data_filtered[19] => dbrk_data[19].DATAA
M_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
M_wr_data_filtered[20] => dbrk_data[20].DATAA
M_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
M_wr_data_filtered[21] => dbrk_data[21].DATAA
M_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
M_wr_data_filtered[22] => dbrk_data[22].DATAA
M_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
M_wr_data_filtered[23] => dbrk_data[23].DATAA
M_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
M_wr_data_filtered[24] => dbrk_data[24].DATAA
M_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
M_wr_data_filtered[25] => dbrk_data[25].DATAA
M_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
M_wr_data_filtered[26] => dbrk_data[26].DATAA
M_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
M_wr_data_filtered[27] => dbrk_data[27].DATAA
M_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
M_wr_data_filtered[28] => dbrk_data[28].DATAA
M_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
M_wr_data_filtered[29] => dbrk_data[29].DATAA
M_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
M_wr_data_filtered[30] => dbrk_data[30].DATAA
M_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
M_wr_data_filtered[31] => dbrk_data[31].DATAA
M_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => internal_dbrk_break.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
dbrk0[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[0]
dbrk0[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[0]
dbrk0[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[1]
dbrk0[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[1]
dbrk0[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[2]
dbrk0[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[2]
dbrk0[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[3]
dbrk0[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[3]
dbrk0[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[4]
dbrk0[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[4]
dbrk0[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[5]
dbrk0[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[5]
dbrk0[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[6]
dbrk0[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[6]
dbrk0[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[7]
dbrk0[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[7]
dbrk0[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[8]
dbrk0[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[8]
dbrk0[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[9]
dbrk0[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[9]
dbrk0[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[10]
dbrk0[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[10]
dbrk0[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[11]
dbrk0[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[11]
dbrk0[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[12]
dbrk0[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[12]
dbrk0[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[13]
dbrk0[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[13]
dbrk0[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[14]
dbrk0[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[14]
dbrk0[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[15]
dbrk0[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[15]
dbrk0[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[16]
dbrk0[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[16]
dbrk0[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[17]
dbrk0[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[17]
dbrk0[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[18]
dbrk0[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[18]
dbrk0[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[19]
dbrk0[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[19]
dbrk0[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[20]
dbrk0[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[20]
dbrk0[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[21]
dbrk0[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[21]
dbrk0[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[22]
dbrk0[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[22]
dbrk0[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[23]
dbrk0[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[23]
dbrk0[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[24]
dbrk0[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[24]
dbrk0[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[25]
dbrk0[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[25]
dbrk0[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[26]
dbrk0[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[26]
dbrk0[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[27]
dbrk0[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[27]
dbrk0[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[28]
dbrk0[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[28]
dbrk0[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[29]
dbrk0[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[29]
dbrk0[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[30]
dbrk0[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[30]
dbrk0[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[31]
dbrk0[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[31]
dbrk0[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[32]
dbrk0[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[32]
dbrk0[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[33]
dbrk0[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[33]
dbrk0[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[34]
dbrk0[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[34]
dbrk0[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[35]
dbrk0[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[35]
dbrk0[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[36]
dbrk0[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[36]
dbrk0[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[37]
dbrk0[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[37]
dbrk0[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[38]
dbrk0[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[38]
dbrk0[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[39]
dbrk0[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[39]
dbrk0[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[40]
dbrk0[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[40]
dbrk0[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[41]
dbrk0[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[41]
dbrk0[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[42]
dbrk0[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[42]
dbrk0[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[43]
dbrk0[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[43]
dbrk0[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[44]
dbrk0[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[44]
dbrk0[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[45]
dbrk0[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[45]
dbrk0[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[46]
dbrk0[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[46]
dbrk0[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[47]
dbrk0[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[47]
dbrk0[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[48]
dbrk0[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[48]
dbrk0[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[49]
dbrk0[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[49]
dbrk0[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[50]
dbrk0[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[50]
dbrk0[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[51]
dbrk0[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[51]
dbrk0[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[52]
dbrk0[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[52]
dbrk0[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[53]
dbrk0[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[53]
dbrk0[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[54]
dbrk0[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[54]
dbrk0[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[55]
dbrk0[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[55]
dbrk0[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[56]
dbrk0[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[56]
dbrk0[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[57]
dbrk0[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[57]
dbrk0[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[58]
dbrk0[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[58]
dbrk0[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[59]
dbrk0[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[59]
dbrk0[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[60]
dbrk0[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[60]
dbrk0[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[61]
dbrk0[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[61]
dbrk0[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[62]
dbrk0[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[62]
dbrk0[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[63]
dbrk0[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[63]
dbrk0[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[64]
dbrk0[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[64]
dbrk0[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[65]
dbrk0[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[65]
dbrk0[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[66]
dbrk0[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[66]
dbrk0[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[67]
dbrk0[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[67]
dbrk0[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[68]
dbrk0[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[68]
dbrk0[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[69]
dbrk0[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[69]
dbrk0[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[70]
dbrk0[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[70]
dbrk0[71] => ~NO_FANOUT~
dbrk0[72] => ~NO_FANOUT~
dbrk0[73] => ~NO_FANOUT~
dbrk0[74] => ~NO_FANOUT~
dbrk0[75] => ~NO_FANOUT~
dbrk0[76] => ~NO_FANOUT~
dbrk0[77] => ~NO_FANOUT~
dbrk1[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[0]
dbrk1[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[0]
dbrk1[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[1]
dbrk1[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[1]
dbrk1[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[2]
dbrk1[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[2]
dbrk1[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[3]
dbrk1[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[3]
dbrk1[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[4]
dbrk1[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[4]
dbrk1[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[5]
dbrk1[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[5]
dbrk1[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[6]
dbrk1[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[6]
dbrk1[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[7]
dbrk1[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[7]
dbrk1[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[8]
dbrk1[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[8]
dbrk1[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[9]
dbrk1[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[9]
dbrk1[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[10]
dbrk1[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[10]
dbrk1[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[11]
dbrk1[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[11]
dbrk1[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[12]
dbrk1[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[12]
dbrk1[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[13]
dbrk1[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[13]
dbrk1[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[14]
dbrk1[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[14]
dbrk1[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[15]
dbrk1[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[15]
dbrk1[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[16]
dbrk1[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[16]
dbrk1[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[17]
dbrk1[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[17]
dbrk1[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[18]
dbrk1[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[18]
dbrk1[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[19]
dbrk1[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[19]
dbrk1[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[20]
dbrk1[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[20]
dbrk1[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[21]
dbrk1[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[21]
dbrk1[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[22]
dbrk1[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[22]
dbrk1[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[23]
dbrk1[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[23]
dbrk1[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[24]
dbrk1[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[24]
dbrk1[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[25]
dbrk1[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[25]
dbrk1[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[26]
dbrk1[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[26]
dbrk1[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[27]
dbrk1[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[27]
dbrk1[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[28]
dbrk1[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[28]
dbrk1[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[29]
dbrk1[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[29]
dbrk1[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[30]
dbrk1[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[30]
dbrk1[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[31]
dbrk1[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[31]
dbrk1[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[32]
dbrk1[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[32]
dbrk1[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[33]
dbrk1[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[33]
dbrk1[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[34]
dbrk1[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[34]
dbrk1[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[35]
dbrk1[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[35]
dbrk1[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[36]
dbrk1[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[36]
dbrk1[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[37]
dbrk1[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[37]
dbrk1[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[38]
dbrk1[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[38]
dbrk1[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[39]
dbrk1[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[39]
dbrk1[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[40]
dbrk1[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[40]
dbrk1[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[41]
dbrk1[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[41]
dbrk1[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[42]
dbrk1[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[42]
dbrk1[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[43]
dbrk1[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[43]
dbrk1[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[44]
dbrk1[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[44]
dbrk1[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[45]
dbrk1[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[45]
dbrk1[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[46]
dbrk1[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[46]
dbrk1[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[47]
dbrk1[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[47]
dbrk1[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[48]
dbrk1[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[48]
dbrk1[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[49]
dbrk1[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[49]
dbrk1[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[50]
dbrk1[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[50]
dbrk1[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[51]
dbrk1[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[51]
dbrk1[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[52]
dbrk1[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[52]
dbrk1[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[53]
dbrk1[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[53]
dbrk1[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[54]
dbrk1[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[54]
dbrk1[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[55]
dbrk1[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[55]
dbrk1[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[56]
dbrk1[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[56]
dbrk1[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[57]
dbrk1[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[57]
dbrk1[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[58]
dbrk1[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[58]
dbrk1[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[59]
dbrk1[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[59]
dbrk1[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[60]
dbrk1[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[60]
dbrk1[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[61]
dbrk1[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[61]
dbrk1[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[62]
dbrk1[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[62]
dbrk1[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[63]
dbrk1[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[63]
dbrk1[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[64]
dbrk1[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[64]
dbrk1[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[65]
dbrk1[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[65]
dbrk1[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[66]
dbrk1[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[66]
dbrk1[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[67]
dbrk1[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[67]
dbrk1[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[68]
dbrk1[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[68]
dbrk1[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[69]
dbrk1[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[69]
dbrk1[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[70]
dbrk1[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[70]
dbrk1[71] => ~NO_FANOUT~
dbrk1[72] => ~NO_FANOUT~
dbrk1[73] => ~NO_FANOUT~
dbrk1[74] => ~NO_FANOUT~
dbrk1[75] => ~NO_FANOUT~
dbrk1[76] => ~NO_FANOUT~
dbrk1[77] => ~NO_FANOUT~
dbrk2[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[0]
dbrk2[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[0]
dbrk2[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[1]
dbrk2[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[1]
dbrk2[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[2]
dbrk2[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[2]
dbrk2[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[3]
dbrk2[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[3]
dbrk2[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[4]
dbrk2[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[4]
dbrk2[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[5]
dbrk2[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[5]
dbrk2[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[6]
dbrk2[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[6]
dbrk2[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[7]
dbrk2[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[7]
dbrk2[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[8]
dbrk2[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[8]
dbrk2[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[9]
dbrk2[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[9]
dbrk2[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[10]
dbrk2[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[10]
dbrk2[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[11]
dbrk2[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[11]
dbrk2[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[12]
dbrk2[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[12]
dbrk2[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[13]
dbrk2[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[13]
dbrk2[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[14]
dbrk2[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[14]
dbrk2[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[15]
dbrk2[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[15]
dbrk2[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[16]
dbrk2[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[16]
dbrk2[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[17]
dbrk2[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[17]
dbrk2[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[18]
dbrk2[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[18]
dbrk2[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[19]
dbrk2[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[19]
dbrk2[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[20]
dbrk2[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[20]
dbrk2[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[21]
dbrk2[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[21]
dbrk2[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[22]
dbrk2[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[22]
dbrk2[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[23]
dbrk2[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[23]
dbrk2[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[24]
dbrk2[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[24]
dbrk2[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[25]
dbrk2[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[25]
dbrk2[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[26]
dbrk2[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[26]
dbrk2[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[27]
dbrk2[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[27]
dbrk2[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[28]
dbrk2[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[28]
dbrk2[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[29]
dbrk2[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[29]
dbrk2[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[30]
dbrk2[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[30]
dbrk2[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[31]
dbrk2[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[31]
dbrk2[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[32]
dbrk2[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[32]
dbrk2[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[33]
dbrk2[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[33]
dbrk2[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[34]
dbrk2[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[34]
dbrk2[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[35]
dbrk2[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[35]
dbrk2[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[36]
dbrk2[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[36]
dbrk2[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[37]
dbrk2[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[37]
dbrk2[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[38]
dbrk2[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[38]
dbrk2[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[39]
dbrk2[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[39]
dbrk2[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[40]
dbrk2[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[40]
dbrk2[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[41]
dbrk2[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[41]
dbrk2[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[42]
dbrk2[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[42]
dbrk2[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[43]
dbrk2[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[43]
dbrk2[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[44]
dbrk2[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[44]
dbrk2[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[45]
dbrk2[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[45]
dbrk2[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[46]
dbrk2[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[46]
dbrk2[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[47]
dbrk2[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[47]
dbrk2[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[48]
dbrk2[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[48]
dbrk2[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[49]
dbrk2[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[49]
dbrk2[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[50]
dbrk2[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[50]
dbrk2[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[51]
dbrk2[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[51]
dbrk2[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[52]
dbrk2[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[52]
dbrk2[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[53]
dbrk2[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[53]
dbrk2[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[54]
dbrk2[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[54]
dbrk2[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[55]
dbrk2[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[55]
dbrk2[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[56]
dbrk2[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[56]
dbrk2[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[57]
dbrk2[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[57]
dbrk2[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[58]
dbrk2[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[58]
dbrk2[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[59]
dbrk2[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[59]
dbrk2[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[60]
dbrk2[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[60]
dbrk2[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[61]
dbrk2[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[61]
dbrk2[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[62]
dbrk2[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[62]
dbrk2[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[63]
dbrk2[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[63]
dbrk2[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[64]
dbrk2[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[64]
dbrk2[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[65]
dbrk2[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[65]
dbrk2[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[66]
dbrk2[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[66]
dbrk2[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[67]
dbrk2[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[67]
dbrk2[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[68]
dbrk2[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[68]
dbrk2[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[69]
dbrk2[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[69]
dbrk2[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[70]
dbrk2[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[70]
dbrk2[71] => ~NO_FANOUT~
dbrk2[72] => ~NO_FANOUT~
dbrk2[73] => ~NO_FANOUT~
dbrk2[74] => ~NO_FANOUT~
dbrk2[75] => ~NO_FANOUT~
dbrk2[76] => ~NO_FANOUT~
dbrk2[77] => ~NO_FANOUT~
dbrk3[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[0]
dbrk3[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[0]
dbrk3[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[1]
dbrk3[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[1]
dbrk3[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[2]
dbrk3[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[2]
dbrk3[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[3]
dbrk3[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[3]
dbrk3[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[4]
dbrk3[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[4]
dbrk3[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[5]
dbrk3[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[5]
dbrk3[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[6]
dbrk3[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[6]
dbrk3[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[7]
dbrk3[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[7]
dbrk3[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[8]
dbrk3[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[8]
dbrk3[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[9]
dbrk3[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[9]
dbrk3[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[10]
dbrk3[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[10]
dbrk3[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[11]
dbrk3[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[11]
dbrk3[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[12]
dbrk3[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[12]
dbrk3[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[13]
dbrk3[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[13]
dbrk3[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[14]
dbrk3[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[14]
dbrk3[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[15]
dbrk3[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[15]
dbrk3[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[16]
dbrk3[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[16]
dbrk3[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[17]
dbrk3[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[17]
dbrk3[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[18]
dbrk3[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[18]
dbrk3[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[19]
dbrk3[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[19]
dbrk3[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[20]
dbrk3[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[20]
dbrk3[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[21]
dbrk3[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[21]
dbrk3[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[22]
dbrk3[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[22]
dbrk3[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[23]
dbrk3[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[23]
dbrk3[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[24]
dbrk3[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[24]
dbrk3[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[25]
dbrk3[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[25]
dbrk3[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[26]
dbrk3[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[26]
dbrk3[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[27]
dbrk3[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[27]
dbrk3[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[28]
dbrk3[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[28]
dbrk3[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[29]
dbrk3[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[29]
dbrk3[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[30]
dbrk3[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[30]
dbrk3[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[31]
dbrk3[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[31]
dbrk3[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[32]
dbrk3[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[32]
dbrk3[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[33]
dbrk3[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[33]
dbrk3[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[34]
dbrk3[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[34]
dbrk3[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[35]
dbrk3[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[35]
dbrk3[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[36]
dbrk3[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[36]
dbrk3[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[37]
dbrk3[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[37]
dbrk3[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[38]
dbrk3[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[38]
dbrk3[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[39]
dbrk3[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[39]
dbrk3[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[40]
dbrk3[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[40]
dbrk3[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[41]
dbrk3[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[41]
dbrk3[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[42]
dbrk3[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[42]
dbrk3[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[43]
dbrk3[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[43]
dbrk3[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[44]
dbrk3[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[44]
dbrk3[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[45]
dbrk3[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[45]
dbrk3[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[46]
dbrk3[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[46]
dbrk3[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[47]
dbrk3[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[47]
dbrk3[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[48]
dbrk3[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[48]
dbrk3[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[49]
dbrk3[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[49]
dbrk3[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[50]
dbrk3[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[50]
dbrk3[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[51]
dbrk3[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[51]
dbrk3[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[52]
dbrk3[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[52]
dbrk3[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[53]
dbrk3[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[53]
dbrk3[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[54]
dbrk3[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[54]
dbrk3[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[55]
dbrk3[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[55]
dbrk3[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[56]
dbrk3[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[56]
dbrk3[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[57]
dbrk3[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[57]
dbrk3[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[58]
dbrk3[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[58]
dbrk3[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[59]
dbrk3[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[59]
dbrk3[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[60]
dbrk3[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[60]
dbrk3[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[61]
dbrk3[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[61]
dbrk3[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[62]
dbrk3[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[62]
dbrk3[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[63]
dbrk3[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[63]
dbrk3[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[64]
dbrk3[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[64]
dbrk3[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[65]
dbrk3[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[65]
dbrk3[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[66]
dbrk3[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[66]
dbrk3[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[67]
dbrk3[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[67]
dbrk3[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[68]
dbrk3[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[68]
dbrk3[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[69]
dbrk3[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[69]
dbrk3[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[70]
dbrk3[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[70]
dbrk3[71] => ~NO_FANOUT~
dbrk3[72] => ~NO_FANOUT~
dbrk3[73] => ~NO_FANOUT~
dbrk3[74] => ~NO_FANOUT~
dbrk3[75] => ~NO_FANOUT~
dbrk3[76] => ~NO_FANOUT~
dbrk3[77] => ~NO_FANOUT~
debugack => A_WE_StdLogic~0.DATAB
reset_n => internal_dbrk_break.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
cpu_d_address[0] <= M_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= M_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= M_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= M_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= M_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= M_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= M_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= M_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= M_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= M_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= M_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= M_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= M_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= M_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= M_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= M_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= M_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= M_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= M_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= internal_cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= M_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= M_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= M_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= M_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= M_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= M_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= M_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= M_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= M_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= M_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= M_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= M_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= M_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= M_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= M_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= M_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= M_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= M_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= M_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= M_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= M_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= M_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= M_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= M_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= M_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= M_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= M_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= M_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= M_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= M_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= M_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= M_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= M_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= internal_cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= <GND>
dbrk_hit1 <= <GND>
dbrk_hit2 <= <GND>
dbrk_hit3 <= <GND>
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan1.IN19
addr[0] => LessThan0.IN19
addr[1] => LessThan1.IN18
addr[1] => LessThan0.IN18
addr[2] => LessThan1.IN17
addr[2] => LessThan0.IN17
addr[3] => LessThan1.IN16
addr[3] => LessThan0.IN16
addr[4] => LessThan1.IN15
addr[4] => LessThan0.IN15
addr[5] => LessThan1.IN14
addr[5] => LessThan0.IN14
addr[6] => LessThan1.IN13
addr[6] => LessThan0.IN13
addr[7] => LessThan1.IN12
addr[7] => LessThan0.IN12
addr[8] => LessThan1.IN11
addr[8] => LessThan0.IN11
addr[9] => LessThan1.IN10
addr[9] => LessThan0.IN10
addr[10] => LessThan1.IN9
addr[10] => LessThan0.IN9
addr[11] => LessThan1.IN8
addr[11] => LessThan0.IN8
addr[12] => LessThan1.IN7
addr[12] => LessThan0.IN7
addr[13] => LessThan1.IN6
addr[13] => LessThan0.IN6
addr[14] => LessThan1.IN5
addr[14] => LessThan0.IN5
addr[15] => LessThan1.IN4
addr[15] => LessThan0.IN4
addr[16] => LessThan1.IN3
addr[16] => LessThan0.IN3
addr[17] => LessThan1.IN2
addr[17] => LessThan0.IN2
addr[18] => LessThan1.IN1
addr[18] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN38
dbrka[1] => LessThan0.IN37
dbrka[2] => LessThan0.IN36
dbrka[3] => LessThan0.IN35
dbrka[4] => LessThan0.IN34
dbrka[5] => LessThan0.IN33
dbrka[6] => LessThan0.IN32
dbrka[7] => LessThan0.IN31
dbrka[8] => LessThan0.IN30
dbrka[9] => LessThan0.IN29
dbrka[10] => LessThan0.IN28
dbrka[11] => LessThan0.IN27
dbrka[12] => LessThan0.IN26
dbrka[13] => LessThan0.IN25
dbrka[14] => LessThan0.IN24
dbrka[15] => LessThan0.IN23
dbrka[16] => LessThan0.IN22
dbrka[17] => LessThan0.IN21
dbrka[18] => LessThan0.IN20
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN38
dbrkb[1] => LessThan1.IN37
dbrkb[2] => LessThan1.IN36
dbrkb[3] => LessThan1.IN35
dbrkb[4] => LessThan1.IN34
dbrkb[5] => LessThan1.IN33
dbrkb[6] => LessThan1.IN32
dbrkb[7] => LessThan1.IN31
dbrkb[8] => LessThan1.IN30
dbrkb[9] => LessThan1.IN29
dbrkb[10] => LessThan1.IN28
dbrkb[11] => LessThan1.IN27
dbrkb[12] => LessThan1.IN26
dbrkb[13] => LessThan1.IN25
dbrkb[14] => LessThan1.IN24
dbrkb[15] => LessThan1.IN23
dbrkb[16] => LessThan1.IN22
dbrkb[17] => LessThan1.IN21
dbrkb[18] => LessThan1.IN20
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN18
addr[1] => Equal0.IN17
addr[2] => Equal0.IN16
addr[3] => Equal0.IN15
addr[4] => Equal0.IN14
addr[5] => Equal0.IN13
addr[6] => Equal0.IN12
addr[7] => Equal0.IN11
addr[8] => Equal0.IN10
addr[9] => Equal0.IN9
addr[10] => Equal0.IN8
addr[11] => Equal0.IN7
addr[12] => Equal0.IN6
addr[13] => Equal0.IN5
addr[14] => Equal0.IN4
addr[15] => Equal0.IN3
addr[16] => Equal0.IN2
addr[17] => Equal0.IN1
addr[18] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN37
dbrk[1] => Equal0.IN36
dbrk[2] => Equal0.IN35
dbrk[3] => Equal0.IN34
dbrk[4] => Equal0.IN33
dbrk[5] => Equal0.IN32
dbrk[6] => Equal0.IN31
dbrk[7] => Equal0.IN30
dbrk[8] => Equal0.IN29
dbrk[9] => Equal0.IN28
dbrk[10] => Equal0.IN27
dbrk[11] => Equal0.IN26
dbrk[12] => Equal0.IN25
dbrk[13] => Equal0.IN24
dbrk[14] => Equal0.IN23
dbrk[15] => Equal0.IN22
dbrk[16] => Equal0.IN21
dbrk[17] => Equal0.IN20
dbrk[18] => Equal0.IN19
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN18
addr[1] => Equal0.IN17
addr[2] => Equal0.IN16
addr[3] => Equal0.IN15
addr[4] => Equal0.IN14
addr[5] => Equal0.IN13
addr[6] => Equal0.IN12
addr[7] => Equal0.IN11
addr[8] => Equal0.IN10
addr[9] => Equal0.IN9
addr[10] => Equal0.IN8
addr[11] => Equal0.IN7
addr[12] => Equal0.IN6
addr[13] => Equal0.IN5
addr[14] => Equal0.IN4
addr[15] => Equal0.IN3
addr[16] => Equal0.IN2
addr[17] => Equal0.IN1
addr[18] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN37
dbrk[1] => Equal0.IN36
dbrk[2] => Equal0.IN35
dbrk[3] => Equal0.IN34
dbrk[4] => Equal0.IN33
dbrk[5] => Equal0.IN32
dbrk[6] => Equal0.IN31
dbrk[7] => Equal0.IN30
dbrk[8] => Equal0.IN29
dbrk[9] => Equal0.IN28
dbrk[10] => Equal0.IN27
dbrk[11] => Equal0.IN26
dbrk[12] => Equal0.IN25
dbrk[13] => Equal0.IN24
dbrk[14] => Equal0.IN23
dbrk[15] => Equal0.IN22
dbrk[16] => Equal0.IN21
dbrk[17] => Equal0.IN20
dbrk[18] => Equal0.IN19
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan1.IN19
addr[0] => LessThan0.IN19
addr[1] => LessThan1.IN18
addr[1] => LessThan0.IN18
addr[2] => LessThan1.IN17
addr[2] => LessThan0.IN17
addr[3] => LessThan1.IN16
addr[3] => LessThan0.IN16
addr[4] => LessThan1.IN15
addr[4] => LessThan0.IN15
addr[5] => LessThan1.IN14
addr[5] => LessThan0.IN14
addr[6] => LessThan1.IN13
addr[6] => LessThan0.IN13
addr[7] => LessThan1.IN12
addr[7] => LessThan0.IN12
addr[8] => LessThan1.IN11
addr[8] => LessThan0.IN11
addr[9] => LessThan1.IN10
addr[9] => LessThan0.IN10
addr[10] => LessThan1.IN9
addr[10] => LessThan0.IN9
addr[11] => LessThan1.IN8
addr[11] => LessThan0.IN8
addr[12] => LessThan1.IN7
addr[12] => LessThan0.IN7
addr[13] => LessThan1.IN6
addr[13] => LessThan0.IN6
addr[14] => LessThan1.IN5
addr[14] => LessThan0.IN5
addr[15] => LessThan1.IN4
addr[15] => LessThan0.IN4
addr[16] => LessThan1.IN3
addr[16] => LessThan0.IN3
addr[17] => LessThan1.IN2
addr[17] => LessThan0.IN2
addr[18] => LessThan1.IN1
addr[18] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN38
dbrka[1] => LessThan0.IN37
dbrka[2] => LessThan0.IN36
dbrka[3] => LessThan0.IN35
dbrka[4] => LessThan0.IN34
dbrka[5] => LessThan0.IN33
dbrka[6] => LessThan0.IN32
dbrka[7] => LessThan0.IN31
dbrka[8] => LessThan0.IN30
dbrka[9] => LessThan0.IN29
dbrka[10] => LessThan0.IN28
dbrka[11] => LessThan0.IN27
dbrka[12] => LessThan0.IN26
dbrka[13] => LessThan0.IN25
dbrka[14] => LessThan0.IN24
dbrka[15] => LessThan0.IN23
dbrka[16] => LessThan0.IN22
dbrka[17] => LessThan0.IN21
dbrka[18] => LessThan0.IN20
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN38
dbrkb[1] => LessThan1.IN37
dbrkb[2] => LessThan1.IN36
dbrkb[3] => LessThan1.IN35
dbrkb[4] => LessThan1.IN34
dbrkb[5] => LessThan1.IN33
dbrkb[6] => LessThan1.IN32
dbrkb[7] => LessThan1.IN31
dbrkb[8] => LessThan1.IN30
dbrkb[9] => LessThan1.IN29
dbrkb[10] => LessThan1.IN28
dbrkb[11] => LessThan1.IN27
dbrkb[12] => LessThan1.IN26
dbrkb[13] => LessThan1.IN25
dbrkb[14] => LessThan1.IN24
dbrkb[15] => LessThan1.IN23
dbrkb[16] => LessThan1.IN22
dbrkb[17] => LessThan1.IN21
dbrkb[18] => LessThan1.IN20
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN18
addr[1] => Equal0.IN17
addr[2] => Equal0.IN16
addr[3] => Equal0.IN15
addr[4] => Equal0.IN14
addr[5] => Equal0.IN13
addr[6] => Equal0.IN12
addr[7] => Equal0.IN11
addr[8] => Equal0.IN10
addr[9] => Equal0.IN9
addr[10] => Equal0.IN8
addr[11] => Equal0.IN7
addr[12] => Equal0.IN6
addr[13] => Equal0.IN5
addr[14] => Equal0.IN4
addr[15] => Equal0.IN3
addr[16] => Equal0.IN2
addr[17] => Equal0.IN1
addr[18] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN37
dbrk[1] => Equal0.IN36
dbrk[2] => Equal0.IN35
dbrk[3] => Equal0.IN34
dbrk[4] => Equal0.IN33
dbrk[5] => Equal0.IN32
dbrk[6] => Equal0.IN31
dbrk[7] => Equal0.IN30
dbrk[8] => Equal0.IN29
dbrk[9] => Equal0.IN28
dbrk[10] => Equal0.IN27
dbrk[11] => Equal0.IN26
dbrk[12] => Equal0.IN25
dbrk[13] => Equal0.IN24
dbrk[14] => Equal0.IN23
dbrk[15] => Equal0.IN22
dbrk[16] => Equal0.IN21
dbrk[17] => Equal0.IN20
dbrk[18] => Equal0.IN19
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN18
addr[1] => Equal0.IN17
addr[2] => Equal0.IN16
addr[3] => Equal0.IN15
addr[4] => Equal0.IN14
addr[5] => Equal0.IN13
addr[6] => Equal0.IN12
addr[7] => Equal0.IN11
addr[8] => Equal0.IN10
addr[9] => Equal0.IN9
addr[10] => Equal0.IN8
addr[11] => Equal0.IN7
addr[12] => Equal0.IN6
addr[13] => Equal0.IN5
addr[14] => Equal0.IN4
addr[15] => Equal0.IN3
addr[16] => Equal0.IN2
addr[17] => Equal0.IN1
addr[18] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN37
dbrk[1] => Equal0.IN36
dbrk[2] => Equal0.IN35
dbrk[3] => Equal0.IN34
dbrk[4] => Equal0.IN33
dbrk[5] => Equal0.IN32
dbrk[6] => Equal0.IN31
dbrk[7] => Equal0.IN30
dbrk[8] => Equal0.IN29
dbrk[9] => Equal0.IN28
dbrk[10] => Equal0.IN27
dbrk[11] => Equal0.IN26
dbrk[12] => Equal0.IN25
dbrk[13] => Equal0.IN24
dbrk[14] => Equal0.IN23
dbrk[15] => Equal0.IN22
dbrk[16] => Equal0.IN21
dbrk[17] => Equal0.IN20
dbrk[18] => Equal0.IN19
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_op_beq => ~NO_FANOUT~
M_op_bge => ~NO_FANOUT~
M_op_bgeu => ~NO_FANOUT~
M_op_blt => ~NO_FANOUT~
M_op_bltu => ~NO_FANOUT~
M_op_bne => ~NO_FANOUT~
M_op_br => ~NO_FANOUT~
M_op_bret => ~NO_FANOUT~
M_op_call => ~NO_FANOUT~
M_op_callr => ~NO_FANOUT~
M_op_eret => ~NO_FANOUT~
M_op_jmp => ~NO_FANOUT~
M_op_ret => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_pcb[18] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_filtered[0] => ~NO_FANOUT~
M_wr_data_filtered[1] => ~NO_FANOUT~
M_wr_data_filtered[2] => ~NO_FANOUT~
M_wr_data_filtered[3] => ~NO_FANOUT~
M_wr_data_filtered[4] => ~NO_FANOUT~
M_wr_data_filtered[5] => ~NO_FANOUT~
M_wr_data_filtered[6] => ~NO_FANOUT~
M_wr_data_filtered[7] => ~NO_FANOUT~
M_wr_data_filtered[8] => ~NO_FANOUT~
M_wr_data_filtered[9] => ~NO_FANOUT~
M_wr_data_filtered[10] => ~NO_FANOUT~
M_wr_data_filtered[11] => ~NO_FANOUT~
M_wr_data_filtered[12] => ~NO_FANOUT~
M_wr_data_filtered[13] => ~NO_FANOUT~
M_wr_data_filtered[14] => ~NO_FANOUT~
M_wr_data_filtered[15] => ~NO_FANOUT~
M_wr_data_filtered[16] => ~NO_FANOUT~
M_wr_data_filtered[17] => ~NO_FANOUT~
M_wr_data_filtered[18] => ~NO_FANOUT~
M_wr_data_filtered[19] => ~NO_FANOUT~
M_wr_data_filtered[20] => ~NO_FANOUT~
M_wr_data_filtered[21] => ~NO_FANOUT~
M_wr_data_filtered[22] => ~NO_FANOUT~
M_wr_data_filtered[23] => ~NO_FANOUT~
M_wr_data_filtered[24] => ~NO_FANOUT~
M_wr_data_filtered[25] => ~NO_FANOUT~
M_wr_data_filtered[26] => ~NO_FANOUT~
M_wr_data_filtered[27] => ~NO_FANOUT~
M_wr_data_filtered[28] => ~NO_FANOUT~
M_wr_data_filtered[29] => ~NO_FANOUT~
M_wr_data_filtered[30] => ~NO_FANOUT~
M_wr_data_filtered[31] => ~NO_FANOUT~
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
reset_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_address[14] => atm[14]~reg0.DATAIN
cpu_d_address[15] => atm[15]~reg0.DATAIN
cpu_d_address[16] => atm[16]~reg0.DATAIN
cpu_d_address[17] => atm[17]~reg0.DATAIN
cpu_d_address[18] => atm[18]~reg0.DATAIN
cpu_d_read => process0~2.IN1
cpu_d_readdata[0] => dtm~32.DATAA
cpu_d_readdata[1] => dtm~31.DATAA
cpu_d_readdata[2] => dtm~30.DATAA
cpu_d_readdata[3] => dtm~29.DATAA
cpu_d_readdata[4] => dtm~28.DATAA
cpu_d_readdata[5] => dtm~27.DATAA
cpu_d_readdata[6] => dtm~26.DATAA
cpu_d_readdata[7] => dtm~25.DATAA
cpu_d_readdata[8] => dtm~24.DATAA
cpu_d_readdata[9] => dtm~23.DATAA
cpu_d_readdata[10] => dtm~22.DATAA
cpu_d_readdata[11] => dtm~21.DATAA
cpu_d_readdata[12] => dtm~20.DATAA
cpu_d_readdata[13] => dtm~19.DATAA
cpu_d_readdata[14] => dtm~18.DATAA
cpu_d_readdata[15] => dtm~17.DATAA
cpu_d_readdata[16] => dtm~16.DATAA
cpu_d_readdata[17] => dtm~15.DATAA
cpu_d_readdata[18] => dtm~14.DATAA
cpu_d_readdata[19] => dtm~13.DATAA
cpu_d_readdata[20] => dtm~12.DATAA
cpu_d_readdata[21] => dtm~11.DATAA
cpu_d_readdata[22] => dtm~10.DATAA
cpu_d_readdata[23] => dtm~9.DATAA
cpu_d_readdata[24] => dtm~8.DATAA
cpu_d_readdata[25] => dtm~7.DATAA
cpu_d_readdata[26] => dtm~6.DATAA
cpu_d_readdata[27] => dtm~5.DATAA
cpu_d_readdata[28] => dtm~4.DATAA
cpu_d_readdata[29] => dtm~3.DATAA
cpu_d_readdata[30] => dtm~2.DATAA
cpu_d_readdata[31] => dtm~1.DATAA
cpu_d_wait => process0~0.IN0
cpu_d_wait => process0~2.IN0
cpu_d_write => process0~0.IN1
cpu_d_writedata[0] => dtm~32.DATAB
cpu_d_writedata[1] => dtm~31.DATAB
cpu_d_writedata[2] => dtm~30.DATAB
cpu_d_writedata[3] => dtm~29.DATAB
cpu_d_writedata[4] => dtm~28.DATAB
cpu_d_writedata[5] => dtm~27.DATAB
cpu_d_writedata[6] => dtm~26.DATAB
cpu_d_writedata[7] => dtm~25.DATAB
cpu_d_writedata[8] => dtm~24.DATAB
cpu_d_writedata[9] => dtm~23.DATAB
cpu_d_writedata[10] => dtm~22.DATAB
cpu_d_writedata[11] => dtm~21.DATAB
cpu_d_writedata[12] => dtm~20.DATAB
cpu_d_writedata[13] => dtm~19.DATAB
cpu_d_writedata[14] => dtm~18.DATAB
cpu_d_writedata[15] => dtm~17.DATAB
cpu_d_writedata[16] => dtm~16.DATAB
cpu_d_writedata[17] => dtm~15.DATAB
cpu_d_writedata[18] => dtm~14.DATAB
cpu_d_writedata[19] => dtm~13.DATAB
cpu_d_writedata[20] => dtm~12.DATAB
cpu_d_writedata[21] => dtm~11.DATAB
cpu_d_writedata[22] => dtm~10.DATAB
cpu_d_writedata[23] => dtm~9.DATAB
cpu_d_writedata[24] => dtm~8.DATAB
cpu_d_writedata[25] => dtm~7.DATAB
cpu_d_writedata[26] => dtm~6.DATAB
cpu_d_writedata[27] => dtm~5.DATAB
cpu_d_writedata[28] => dtm~4.DATAB
cpu_d_writedata[29] => dtm~3.DATAB
cpu_d_writedata[30] => dtm~2.DATAB
cpu_d_writedata[31] => dtm~1.DATAB
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux1.IN5
ctrl[6] => Mux0.IN9
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux1.IN4
ctrl[7] => Mux0.IN8
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN3
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN2
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN1
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN0
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux1.IN9
atm_valid => Mux0.IN9
dtm_valid => Mux1.IN10
dtm_valid => Mux0.IN10
itm_valid => Mux1.IN8
itm_valid => Mux0.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => process0~1.IN1
free3 => process0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN63
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN62
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
clk => internal_trc_im_addr[6].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_wrap.CLK
clk => trc_jtag_addr[16].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[0].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => A_WE_StdLogicVector~16.DATAB
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[20] => A_WE_StdLogicVector~15.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[21] => A_WE_StdLogicVector~14.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[22] => A_WE_StdLogicVector~13.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[23] => A_WE_StdLogicVector~12.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[24] => A_WE_StdLogicVector~11.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[25] => A_WE_StdLogicVector~10.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[26] => A_WE_StdLogicVector~9.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[27] => A_WE_StdLogicVector~8.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[28] => A_WE_StdLogicVector~7.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[29] => A_WE_StdLogicVector~6.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[30] => A_WE_StdLogicVector~5.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[31] => A_WE_StdLogicVector~4.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[32] => A_WE_StdLogicVector~3.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[33] => A_WE_StdLogicVector~2.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[34] => A_WE_StdLogicVector~1.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[35] => A_WE_StdLogicVector~0.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_im_addr[6].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_wrap.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => A_WE_StdLogicVector~16.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~15.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~14.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~13.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~12.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~11.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~10.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~9.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~8.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~7.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~6.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~5.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~4.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~3.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~2.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~1.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector~0.OUTPUTSELECT
take_action_tracemem_a => process1~0.IN0
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_action_tracemem_b => process1~1.IN0
take_no_action_tracemem_a => process1~0.IN1
trc_ctrl[0] => module_input11.IN0
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[32] => WideOr0.IN0
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[33] => WideOr0.IN1
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[34] => WideOr0.IN2
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tw[35] => WideOr0.IN3
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[31]
clk => cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.debugack
monitor_error => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_ready
reset_n => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.reset_n
resetlatch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_on
trc_wrap => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => debugack_sync1.DATAIN
ir_in[0] => Mux45.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux43.IN5
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux5.IN3
ir_in[0] => Mux4.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux1.IN2
ir_in[0] => Mux0.IN1
ir_in[1] => Mux45.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux43.IN4
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux5.IN2
ir_in[1] => Mux4.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux1.IN1
ir_in[1] => Mux0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => monitor_ready_sync1.DATAIN
monitor_ready => Mux37.IN2
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => internal_sr[37].CLK
tck => internal_sr[36].CLK
tck => internal_sr[35].CLK
tck => internal_sr[34].CLK
tck => internal_sr[33].CLK
tck => internal_sr[32].CLK
tck => internal_sr[31].CLK
tck => internal_sr[30].CLK
tck => internal_sr[29].CLK
tck => internal_sr[28].CLK
tck => internal_sr[27].CLK
tck => internal_sr[26].CLK
tck => internal_sr[25].CLK
tck => internal_sr[24].CLK
tck => internal_sr[23].CLK
tck => internal_sr[22].CLK
tck => internal_sr[21].CLK
tck => internal_sr[20].CLK
tck => internal_sr[19].CLK
tck => internal_sr[18].CLK
tck => internal_sr[17].CLK
tck => internal_sr[16].CLK
tck => internal_sr[15].CLK
tck => internal_sr[14].CLK
tck => internal_sr[13].CLK
tck => internal_sr[12].CLK
tck => internal_sr[11].CLK
tck => internal_sr[10].CLK
tck => internal_sr[9].CLK
tck => internal_sr[8].CLK
tck => internal_sr[7].CLK
tck => internal_sr[6].CLK
tck => internal_sr[5].CLK
tck => internal_sr[4].CLK
tck => internal_sr[3].CLK
tck => internal_sr[2].CLK
tck => internal_sr[1].CLK
tck => internal_sr[0].CLK
tck => DRsize[2].CLK
tck => DRsize[1].CLK
tck => DRsize[0].CLK
tck => debugack_sync1.CLK
tck => monitor_ready_sync1.CLK
tck => ir_out[1]~reg0.CLK
tck => ir_out[0]~reg0.CLK
tdi => internal_sr~38.DATAB
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => Mux41.IN0
tdi => Mux40.IN0
tdi => Mux39.IN0
tdi => Mux38.IN0
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN3
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN4
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN5
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr~37.OUTPUTSELECT
vs_cdr => internal_sr~36.OUTPUTSELECT
vs_cdr => internal_sr~35.OUTPUTSELECT
vs_cdr => internal_sr~34.OUTPUTSELECT
vs_cdr => internal_sr~33.OUTPUTSELECT
vs_cdr => internal_sr~32.OUTPUTSELECT
vs_cdr => internal_sr~31.OUTPUTSELECT
vs_cdr => internal_sr~30.OUTPUTSELECT
vs_cdr => internal_sr~29.OUTPUTSELECT
vs_cdr => internal_sr~28.OUTPUTSELECT
vs_cdr => internal_sr~27.OUTPUTSELECT
vs_cdr => internal_sr~26.OUTPUTSELECT
vs_cdr => internal_sr~25.OUTPUTSELECT
vs_cdr => internal_sr~24.OUTPUTSELECT
vs_cdr => internal_sr~23.OUTPUTSELECT
vs_cdr => internal_sr~22.OUTPUTSELECT
vs_cdr => internal_sr~21.OUTPUTSELECT
vs_cdr => internal_sr~20.OUTPUTSELECT
vs_cdr => internal_sr~19.OUTPUTSELECT
vs_cdr => internal_sr~18.OUTPUTSELECT
vs_cdr => internal_sr~17.OUTPUTSELECT
vs_cdr => internal_sr~16.OUTPUTSELECT
vs_cdr => internal_sr~15.OUTPUTSELECT
vs_cdr => internal_sr~14.OUTPUTSELECT
vs_cdr => internal_sr~13.OUTPUTSELECT
vs_cdr => internal_sr~12.OUTPUTSELECT
vs_cdr => internal_sr~11.OUTPUTSELECT
vs_cdr => internal_sr~10.OUTPUTSELECT
vs_cdr => internal_sr~9.OUTPUTSELECT
vs_cdr => internal_sr~8.OUTPUTSELECT
vs_cdr => internal_sr~7.OUTPUTSELECT
vs_cdr => internal_sr~6.OUTPUTSELECT
vs_cdr => internal_sr~5.OUTPUTSELECT
vs_cdr => internal_sr~4.OUTPUTSELECT
vs_cdr => internal_sr~3.OUTPUTSELECT
vs_cdr => internal_sr~2.OUTPUTSELECT
vs_cdr => internal_sr~1.OUTPUTSELECT
vs_cdr => internal_sr~0.OUTPUTSELECT
vs_sdr => internal_sr~75.OUTPUTSELECT
vs_sdr => internal_sr~74.OUTPUTSELECT
vs_sdr => internal_sr~73.OUTPUTSELECT
vs_sdr => internal_sr~72.OUTPUTSELECT
vs_sdr => internal_sr~71.OUTPUTSELECT
vs_sdr => internal_sr~70.OUTPUTSELECT
vs_sdr => internal_sr~69.OUTPUTSELECT
vs_sdr => internal_sr~68.OUTPUTSELECT
vs_sdr => internal_sr~67.OUTPUTSELECT
vs_sdr => internal_sr~66.OUTPUTSELECT
vs_sdr => internal_sr~65.OUTPUTSELECT
vs_sdr => internal_sr~64.OUTPUTSELECT
vs_sdr => internal_sr~63.OUTPUTSELECT
vs_sdr => internal_sr~62.OUTPUTSELECT
vs_sdr => internal_sr~61.OUTPUTSELECT
vs_sdr => internal_sr~60.OUTPUTSELECT
vs_sdr => internal_sr~59.OUTPUTSELECT
vs_sdr => internal_sr~58.OUTPUTSELECT
vs_sdr => internal_sr~57.OUTPUTSELECT
vs_sdr => internal_sr~56.OUTPUTSELECT
vs_sdr => internal_sr~55.OUTPUTSELECT
vs_sdr => internal_sr~54.OUTPUTSELECT
vs_sdr => internal_sr~53.OUTPUTSELECT
vs_sdr => internal_sr~52.OUTPUTSELECT
vs_sdr => internal_sr~51.OUTPUTSELECT
vs_sdr => internal_sr~50.OUTPUTSELECT
vs_sdr => internal_sr~49.OUTPUTSELECT
vs_sdr => internal_sr~48.OUTPUTSELECT
vs_sdr => internal_sr~47.OUTPUTSELECT
vs_sdr => internal_sr~46.OUTPUTSELECT
vs_sdr => internal_sr~45.OUTPUTSELECT
vs_sdr => internal_sr~44.OUTPUTSELECT
vs_sdr => internal_sr~43.OUTPUTSELECT
vs_sdr => internal_sr~42.OUTPUTSELECT
vs_sdr => internal_sr~41.OUTPUTSELECT
vs_sdr => internal_sr~40.OUTPUTSELECT
vs_sdr => internal_sr~39.OUTPUTSELECT
vs_sdr => internal_sr~38.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr~37.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr~36.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr~35.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr~34.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr~33.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr~32.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr~31.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr~30.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr~29.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr~28.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr~27.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr~26.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr~25.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr~24.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr~23.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr~22.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr~21.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr~20.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr~19.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr~18.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr~17.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr~16.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr~15.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr~14.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr~13.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr~12.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr~11.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr~10.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr~9.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr~8.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr~7.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr~6.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr~5.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr~4.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr~3.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr~2.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr~1.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr~0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => udr_sync1.CLK
clk => udr_sync2.CLK
clk => udr_sync3.CLK
clk => prejxdr.CLK
clk => jxdr.CLK
clk => uir_sync1.CLK
clk => uir_sync2.CLK
clk => uir_sync3.CLK
clk => jxuir.CLK
clk => ir[1].CLK
clk => ir[0].CLK
clk => internal_jdo1[37].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[0].CLK
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => udr_sync1.DATAIN
vs_uir => uir_sync1.DATAIN
jdo[0] <= jdo~37.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo~36.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo~35.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo~34.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo~33.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo~32.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo~31.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo~30.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo~29.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo~28.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo~27.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo~26.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo~25.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo~24.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo~23.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo~22.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo~21.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo~20.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo~19.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo~18.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo~17.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo~16.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo~15.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo~14.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo~13.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo~12.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo~11.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo~10.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo~9.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo~8.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo~7.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo~6.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo~5.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo~4.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo~3.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo~2.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo~1.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|Lab_1_SoPC|NIOS_System_1:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clrn => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1
clk => d1_reasons_to_wait.CLK
clk => d1_high_res_timer_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => high_res_timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => high_res_timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => high_res_timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN37
cpu_data_master_address_to_slave[6] => Equal0.IN36
cpu_data_master_address_to_slave[7] => Equal0.IN35
cpu_data_master_address_to_slave[8] => Equal0.IN34
cpu_data_master_address_to_slave[9] => Equal0.IN33
cpu_data_master_address_to_slave[10] => Equal0.IN32
cpu_data_master_address_to_slave[11] => Equal0.IN31
cpu_data_master_address_to_slave[12] => Equal0.IN30
cpu_data_master_address_to_slave[13] => Equal0.IN29
cpu_data_master_address_to_slave[14] => Equal0.IN28
cpu_data_master_address_to_slave[15] => Equal0.IN27
cpu_data_master_address_to_slave[16] => Equal0.IN26
cpu_data_master_address_to_slave[17] => Equal0.IN25
cpu_data_master_address_to_slave[18] => Equal0.IN24
cpu_data_master_read => high_res_timer_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_high_res_timer_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_high_res_timer_s1~0.IN0
cpu_data_master_write => high_res_timer_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_high_res_timer_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_high_res_timer_s1~0.IN0
cpu_data_master_writedata[0] => high_res_timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => high_res_timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => high_res_timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => high_res_timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => high_res_timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => high_res_timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => high_res_timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => high_res_timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => high_res_timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => high_res_timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => high_res_timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => high_res_timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => high_res_timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => high_res_timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => high_res_timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => high_res_timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
high_res_timer_s1_irq => high_res_timer_s1_irq_from_sa.DATAIN
high_res_timer_s1_readdata[0] => high_res_timer_s1_readdata_from_sa[0].DATAIN
high_res_timer_s1_readdata[1] => high_res_timer_s1_readdata_from_sa[1].DATAIN
high_res_timer_s1_readdata[2] => high_res_timer_s1_readdata_from_sa[2].DATAIN
high_res_timer_s1_readdata[3] => high_res_timer_s1_readdata_from_sa[3].DATAIN
high_res_timer_s1_readdata[4] => high_res_timer_s1_readdata_from_sa[4].DATAIN
high_res_timer_s1_readdata[5] => high_res_timer_s1_readdata_from_sa[5].DATAIN
high_res_timer_s1_readdata[6] => high_res_timer_s1_readdata_from_sa[6].DATAIN
high_res_timer_s1_readdata[7] => high_res_timer_s1_readdata_from_sa[7].DATAIN
high_res_timer_s1_readdata[8] => high_res_timer_s1_readdata_from_sa[8].DATAIN
high_res_timer_s1_readdata[9] => high_res_timer_s1_readdata_from_sa[9].DATAIN
high_res_timer_s1_readdata[10] => high_res_timer_s1_readdata_from_sa[10].DATAIN
high_res_timer_s1_readdata[11] => high_res_timer_s1_readdata_from_sa[11].DATAIN
high_res_timer_s1_readdata[12] => high_res_timer_s1_readdata_from_sa[12].DATAIN
high_res_timer_s1_readdata[13] => high_res_timer_s1_readdata_from_sa[13].DATAIN
high_res_timer_s1_readdata[14] => high_res_timer_s1_readdata_from_sa[14].DATAIN
high_res_timer_s1_readdata[15] => high_res_timer_s1_readdata_from_sa[15].DATAIN
reset_n => high_res_timer_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_high_res_timer_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_high_res_timer_s1 <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_high_res_timer_s1 <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_high_res_timer_s1 <= <GND>
cpu_data_master_requests_high_res_timer_s1 <= internal_cpu_data_master_requests_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_high_res_timer_s1_end_xfer <= d1_high_res_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_chipselect <= internal_cpu_data_master_qualified_request_high_res_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_irq_from_sa <= high_res_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[0] <= high_res_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[1] <= high_res_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[2] <= high_res_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[3] <= high_res_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[4] <= high_res_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[5] <= high_res_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[6] <= high_res_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[7] <= high_res_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[8] <= high_res_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[9] <= high_res_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[10] <= high_res_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[11] <= high_res_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[12] <= high_res_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[13] <= high_res_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[14] <= high_res_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_readdata_from_sa[15] <= high_res_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_write_n <= high_res_timer_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
high_res_timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|high_res_timer:the_high_res_timer
address[0] => Equal6.IN63
address[0] => Equal5.IN63
address[0] => Equal4.IN63
address[0] => Equal3.IN63
address[0] => Equal2.IN63
address[0] => Equal1.IN63
address[1] => Equal6.IN62
address[1] => Equal5.IN62
address[1] => Equal4.IN62
address[1] => Equal3.IN62
address[1] => Equal2.IN62
address[1] => Equal1.IN62
address[2] => Equal6.IN61
address[2] => Equal5.IN61
address[2] => Equal4.IN61
address[2] => Equal3.IN61
address[2] => Equal2.IN61
address[2] => Equal1.IN61
chipselect => period_h_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].ACLR
reset_n => period_l_register[2].ACLR
reset_n => period_l_register[3].ACLR
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[2].ACLR
reset_n => internal_counter[1].ACLR
reset_n => internal_counter[0].PRESET
write_n => period_h_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN37
cpu_data_master_address_to_slave[4] => Equal0.IN36
cpu_data_master_address_to_slave[5] => Equal0.IN35
cpu_data_master_address_to_slave[6] => Equal0.IN34
cpu_data_master_address_to_slave[7] => Equal0.IN33
cpu_data_master_address_to_slave[8] => Equal0.IN32
cpu_data_master_address_to_slave[9] => Equal0.IN31
cpu_data_master_address_to_slave[10] => Equal0.IN30
cpu_data_master_address_to_slave[11] => Equal0.IN29
cpu_data_master_address_to_slave[12] => Equal0.IN28
cpu_data_master_address_to_slave[13] => Equal0.IN27
cpu_data_master_address_to_slave[14] => Equal0.IN26
cpu_data_master_address_to_slave[15] => Equal0.IN25
cpu_data_master_address_to_slave[16] => Equal0.IN24
cpu_data_master_address_to_slave[17] => Equal0.IN23
cpu_data_master_address_to_slave[18] => Equal0.IN22
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN0
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= <GND>
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN1
av_chipselect => fifo_rd~0.IN1
av_chipselect => process2~3.IN1
av_chipselect => process2~0.IN0
av_chipselect => internal_av_waitrequest~1.IN0
av_read_n => internal_av_waitrequest~0.IN0
av_read_n => process2~3.IN0
av_read_n => fifo_rd~0.IN0
av_write_n => internal_av_waitrequest~0.IN1
av_write_n => process2~0.IN1
av_writedata[0] => ien_AF~0.DATAB
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[1] => ien_AE~0.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => pause_irq.CLK
clk => r_val.CLK
clk => t_dav.CLK
clk => fifo_AE.CLK
clk => fifo_AF.CLK
clk => fifo_wr.CLK
clk => rvalid.CLK
clk => read_0.CLK
clk => ien_AE.CLK
clk => ien_AF.CLK
clk => ac.CLK
clk => woverflow.CLK
clk => internal_av_waitrequest.CLK
clk => readyfordata~reg0.CLK
clk => dataavailable~reg0.CLK
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
rst_n => pause_irq.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => fifo_AE.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_wr.ACLR
rst_n => rvalid.ACLR
rst_n => read_0.ACLR
rst_n => ien_AE.ACLR
rst_n => ien_AF.ACLR
rst_n => ac.ACLR
rst_n => woverflow.ACLR
rst_n => internal_av_waitrequest.PRESET
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector~15.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|Lab_1_SoPC|NIOS_System_1:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= td_shift[0].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|lcd_control_slave_arbitrator:the_lcd_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_lcd_control_slave_end_xfer~reg0.CLK
clk => lcd_control_slave_wait_counter[5].CLK
clk => lcd_control_slave_wait_counter[4].CLK
clk => lcd_control_slave_wait_counter[3].CLK
clk => lcd_control_slave_wait_counter[2].CLK
clk => lcd_control_slave_wait_counter[1].CLK
clk => lcd_control_slave_wait_counter[0].CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => lcd_control_slave_address[0].DATAIN
cpu_data_master_address_to_slave[3] => lcd_control_slave_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN37
cpu_data_master_address_to_slave[5] => Equal0.IN36
cpu_data_master_address_to_slave[6] => Equal0.IN35
cpu_data_master_address_to_slave[7] => Equal0.IN34
cpu_data_master_address_to_slave[8] => Equal0.IN33
cpu_data_master_address_to_slave[9] => Equal0.IN32
cpu_data_master_address_to_slave[10] => Equal0.IN31
cpu_data_master_address_to_slave[11] => Equal0.IN30
cpu_data_master_address_to_slave[12] => Equal0.IN29
cpu_data_master_address_to_slave[13] => Equal0.IN28
cpu_data_master_address_to_slave[14] => Equal0.IN27
cpu_data_master_address_to_slave[15] => Equal0.IN26
cpu_data_master_address_to_slave[16] => Equal0.IN25
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN23
cpu_data_master_byteenable[0] => lcd_control_slave_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => lcd_control_slave_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_lcd_control_slave~0.IN0
cpu_data_master_write => lcd_control_slave_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_requests_lcd_control_slave~0.IN1
cpu_data_master_writedata[0] => lcd_control_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => lcd_control_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => lcd_control_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => lcd_control_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => lcd_control_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => lcd_control_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => lcd_control_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => lcd_control_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
lcd_control_slave_readdata[0] => lcd_control_slave_readdata_from_sa[0].DATAIN
lcd_control_slave_readdata[1] => lcd_control_slave_readdata_from_sa[1].DATAIN
lcd_control_slave_readdata[2] => lcd_control_slave_readdata_from_sa[2].DATAIN
lcd_control_slave_readdata[3] => lcd_control_slave_readdata_from_sa[3].DATAIN
lcd_control_slave_readdata[4] => lcd_control_slave_readdata_from_sa[4].DATAIN
lcd_control_slave_readdata[5] => lcd_control_slave_readdata_from_sa[5].DATAIN
lcd_control_slave_readdata[6] => lcd_control_slave_readdata_from_sa[6].DATAIN
lcd_control_slave_readdata[7] => lcd_control_slave_readdata_from_sa[7].DATAIN
reset_n => d1_lcd_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_control_slave_wait_counter[5].ACLR
reset_n => lcd_control_slave_wait_counter[4].ACLR
reset_n => lcd_control_slave_wait_counter[3].ACLR
reset_n => lcd_control_slave_wait_counter[2].ACLR
reset_n => lcd_control_slave_wait_counter[1].ACLR
reset_n => lcd_control_slave_wait_counter[0].ACLR
cpu_data_master_granted_lcd_control_slave <= internal_cpu_data_master_requests_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_lcd_control_slave <= internal_cpu_data_master_requests_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_lcd_control_slave <= <GND>
cpu_data_master_requests_lcd_control_slave <= internal_cpu_data_master_requests_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_control_slave_end_xfer <= d1_lcd_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_begintransfer <= lcd_control_slave_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_read <= lcd_control_slave_read~1.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[0] <= lcd_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[1] <= lcd_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[2] <= lcd_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[3] <= lcd_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[4] <= lcd_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[5] <= lcd_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[6] <= lcd_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[7] <= lcd_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_wait_counter_eq_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_write <= lcd_control_slave_write~3.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|lcd:the_lcd
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[0]~0.OE
address[0] => LCD_data[1]~1.OE
address[0] => LCD_data[2]~2.OE
address[0] => LCD_data[3]~3.OE
address[0] => LCD_data[4]~4.OE
address[0] => LCD_data[5]~5.OE
address[0] => LCD_data[6]~6.OE
address[0] => LCD_data[7]~7.OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E~0.IN0
write => LCD_E~0.IN1
writedata[0] => LCD_data[0]~0.DATAIN
writedata[1] => LCD_data[1]~1.DATAIN
writedata[2] => LCD_data[2]~2.DATAIN
writedata[3] => LCD_data[3]~3.DATAIN
writedata[4] => LCD_data[4]~4.DATAIN
writedata[5] => LCD_data[5]~5.DATAIN
writedata[6] => LCD_data[6]~6.DATAIN
writedata[7] => LCD_data[7]~7.DATAIN
LCD_E <= LCD_E~0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <= LCD_data[0]~0
LCD_data[1] <= LCD_data[1]~1
LCD_data[2] <= LCD_data[2]~2
LCD_data[3] <= LCD_data[3]~3
LCD_data[4] <= LCD_data[4]~4
LCD_data[5] <= LCD_data[5]~5
LCD_data[6] <= LCD_data[6]~6
LCD_data[7] <= LCD_data[7]~7
readdata[0] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
clk => d1_reasons_to_wait.CLK
clk => d1_sys_clk_timer_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sys_clk_timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sys_clk_timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sys_clk_timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN37
cpu_data_master_address_to_slave[6] => Equal0.IN36
cpu_data_master_address_to_slave[7] => Equal0.IN35
cpu_data_master_address_to_slave[8] => Equal0.IN34
cpu_data_master_address_to_slave[9] => Equal0.IN33
cpu_data_master_address_to_slave[10] => Equal0.IN32
cpu_data_master_address_to_slave[11] => Equal0.IN31
cpu_data_master_address_to_slave[12] => Equal0.IN30
cpu_data_master_address_to_slave[13] => Equal0.IN29
cpu_data_master_address_to_slave[14] => Equal0.IN28
cpu_data_master_address_to_slave[15] => Equal0.IN27
cpu_data_master_address_to_slave[16] => Equal0.IN26
cpu_data_master_address_to_slave[17] => Equal0.IN25
cpu_data_master_address_to_slave[18] => Equal0.IN24
cpu_data_master_read => sys_clk_timer_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sys_clk_timer_s1~0.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sys_clk_timer_s1~0.IN0
cpu_data_master_write => sys_clk_timer_s1_write_n~0.IN0
cpu_data_master_write => internal_cpu_data_master_qualified_request_sys_clk_timer_s1~0.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sys_clk_timer_s1~0.IN0
cpu_data_master_writedata[0] => sys_clk_timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sys_clk_timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sys_clk_timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sys_clk_timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sys_clk_timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sys_clk_timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sys_clk_timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sys_clk_timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sys_clk_timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sys_clk_timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sys_clk_timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sys_clk_timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sys_clk_timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sys_clk_timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sys_clk_timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sys_clk_timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => sys_clk_timer_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sys_clk_timer_s1_end_xfer~reg0.PRESET
sys_clk_timer_s1_irq => sys_clk_timer_s1_irq_from_sa.DATAIN
sys_clk_timer_s1_readdata[0] => sys_clk_timer_s1_readdata_from_sa[0].DATAIN
sys_clk_timer_s1_readdata[1] => sys_clk_timer_s1_readdata_from_sa[1].DATAIN
sys_clk_timer_s1_readdata[2] => sys_clk_timer_s1_readdata_from_sa[2].DATAIN
sys_clk_timer_s1_readdata[3] => sys_clk_timer_s1_readdata_from_sa[3].DATAIN
sys_clk_timer_s1_readdata[4] => sys_clk_timer_s1_readdata_from_sa[4].DATAIN
sys_clk_timer_s1_readdata[5] => sys_clk_timer_s1_readdata_from_sa[5].DATAIN
sys_clk_timer_s1_readdata[6] => sys_clk_timer_s1_readdata_from_sa[6].DATAIN
sys_clk_timer_s1_readdata[7] => sys_clk_timer_s1_readdata_from_sa[7].DATAIN
sys_clk_timer_s1_readdata[8] => sys_clk_timer_s1_readdata_from_sa[8].DATAIN
sys_clk_timer_s1_readdata[9] => sys_clk_timer_s1_readdata_from_sa[9].DATAIN
sys_clk_timer_s1_readdata[10] => sys_clk_timer_s1_readdata_from_sa[10].DATAIN
sys_clk_timer_s1_readdata[11] => sys_clk_timer_s1_readdata_from_sa[11].DATAIN
sys_clk_timer_s1_readdata[12] => sys_clk_timer_s1_readdata_from_sa[12].DATAIN
sys_clk_timer_s1_readdata[13] => sys_clk_timer_s1_readdata_from_sa[13].DATAIN
sys_clk_timer_s1_readdata[14] => sys_clk_timer_s1_readdata_from_sa[14].DATAIN
sys_clk_timer_s1_readdata[15] => sys_clk_timer_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sys_clk_timer_s1 <= <GND>
cpu_data_master_requests_sys_clk_timer_s1 <= internal_cpu_data_master_requests_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sys_clk_timer_s1_end_xfer <= d1_sys_clk_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_chipselect <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_irq_from_sa <= sys_clk_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[0] <= sys_clk_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[1] <= sys_clk_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[2] <= sys_clk_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[3] <= sys_clk_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[4] <= sys_clk_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[5] <= sys_clk_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[6] <= sys_clk_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[7] <= sys_clk_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[8] <= sys_clk_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[9] <= sys_clk_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[10] <= sys_clk_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[11] <= sys_clk_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[12] <= sys_clk_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[13] <= sys_clk_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[14] <= sys_clk_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[15] <= sys_clk_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_write_n <= sys_clk_timer_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|sys_clk_timer:the_sys_clk_timer
address[0] => Equal6.IN63
address[0] => Equal5.IN63
address[0] => Equal4.IN63
address[0] => Equal3.IN63
address[0] => Equal2.IN63
address[0] => Equal1.IN63
address[1] => Equal6.IN62
address[1] => Equal5.IN62
address[1] => Equal4.IN62
address[1] => Equal3.IN62
address[1] => Equal2.IN62
address[1] => Equal1.IN62
address[2] => Equal6.IN61
address[2] => Equal5.IN61
address[2] => Equal4.IN61
address[2] => Equal3.IN61
address[2] => Equal2.IN61
address[2] => Equal1.IN61
chipselect => period_h_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].PRESET
reset_n => period_l_register[15].PRESET
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[14].PRESET
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => period_h_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|uart_s1_arbitrator:the_uart_s1
clk => d1_reasons_to_wait.CLK
clk => d1_uart_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => uart_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => uart_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => uart_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN37
cpu_data_master_address_to_slave[6] => Equal0.IN36
cpu_data_master_address_to_slave[7] => Equal0.IN35
cpu_data_master_address_to_slave[8] => Equal0.IN34
cpu_data_master_address_to_slave[9] => Equal0.IN33
cpu_data_master_address_to_slave[10] => Equal0.IN32
cpu_data_master_address_to_slave[11] => Equal0.IN31
cpu_data_master_address_to_slave[12] => Equal0.IN30
cpu_data_master_address_to_slave[13] => Equal0.IN29
cpu_data_master_address_to_slave[14] => Equal0.IN28
cpu_data_master_address_to_slave[15] => Equal0.IN27
cpu_data_master_address_to_slave[16] => Equal0.IN26
cpu_data_master_address_to_slave[17] => Equal0.IN25
cpu_data_master_address_to_slave[18] => Equal0.IN24
cpu_data_master_read => uart_s1_in_a_read_cycle.IN0
cpu_data_master_read => internal_cpu_data_master_requests_uart_s1~0.IN0
cpu_data_master_write => uart_s1_in_a_write_cycle.IN0
cpu_data_master_write => internal_cpu_data_master_requests_uart_s1~0.IN1
cpu_data_master_writedata[0] => uart_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => uart_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => uart_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => uart_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => uart_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => uart_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => uart_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => uart_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => uart_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => uart_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => uart_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => uart_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => uart_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => uart_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => uart_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => uart_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_uart_s1_end_xfer~reg0.PRESET
uart_s1_dataavailable => uart_s1_dataavailable_from_sa.DATAIN
uart_s1_irq => uart_s1_irq_from_sa.DATAIN
uart_s1_readdata[0] => uart_s1_readdata_from_sa[0].DATAIN
uart_s1_readdata[1] => uart_s1_readdata_from_sa[1].DATAIN
uart_s1_readdata[2] => uart_s1_readdata_from_sa[2].DATAIN
uart_s1_readdata[3] => uart_s1_readdata_from_sa[3].DATAIN
uart_s1_readdata[4] => uart_s1_readdata_from_sa[4].DATAIN
uart_s1_readdata[5] => uart_s1_readdata_from_sa[5].DATAIN
uart_s1_readdata[6] => uart_s1_readdata_from_sa[6].DATAIN
uart_s1_readdata[7] => uart_s1_readdata_from_sa[7].DATAIN
uart_s1_readdata[8] => uart_s1_readdata_from_sa[8].DATAIN
uart_s1_readdata[9] => uart_s1_readdata_from_sa[9].DATAIN
uart_s1_readdata[10] => uart_s1_readdata_from_sa[10].DATAIN
uart_s1_readdata[11] => uart_s1_readdata_from_sa[11].DATAIN
uart_s1_readdata[12] => uart_s1_readdata_from_sa[12].DATAIN
uart_s1_readdata[13] => uart_s1_readdata_from_sa[13].DATAIN
uart_s1_readdata[14] => uart_s1_readdata_from_sa[14].DATAIN
uart_s1_readdata[15] => uart_s1_readdata_from_sa[15].DATAIN
uart_s1_readyfordata => uart_s1_readyfordata_from_sa.DATAIN
cpu_data_master_granted_uart_s1 <= internal_cpu_data_master_requests_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_uart_s1 <= internal_cpu_data_master_requests_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_uart_s1 <= <GND>
cpu_data_master_requests_uart_s1 <= internal_cpu_data_master_requests_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_uart_s1_end_xfer <= d1_uart_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_begintransfer <= uart_s1_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_chipselect <= internal_cpu_data_master_requests_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_dataavailable_from_sa <= uart_s1_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_irq_from_sa <= uart_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_read_n <= uart_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[0] <= uart_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[1] <= uart_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[2] <= uart_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[3] <= uart_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[4] <= uart_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[5] <= uart_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[6] <= uart_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[7] <= uart_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[8] <= uart_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[9] <= uart_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[10] <= uart_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[11] <= uart_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[12] <= uart_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[13] <= uart_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[14] <= uart_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[15] <= uart_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readyfordata_from_sa <= uart_s1_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_write_n <= uart_s1_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|uart:the_uart
address[0] => uart_regs:the_uart_regs.address[0]
address[1] => uart_regs:the_uart_regs.address[1]
address[2] => uart_regs:the_uart_regs.address[2]
begintransfer => uart_rx:the_uart_rx.begintransfer
begintransfer => uart_tx:the_uart_tx.begintransfer
chipselect => uart_regs:the_uart_regs.chipselect
clk => uart_regs:the_uart_regs.clk
clk => uart_rx:the_uart_rx.clk
clk => uart_tx:the_uart_tx.clk
read_n => uart_regs:the_uart_regs.read_n
reset_n => uart_regs:the_uart_regs.reset_n
reset_n => uart_rx:the_uart_rx.reset_n
reset_n => uart_tx:the_uart_tx.reset_n
rxd => uart_rx:the_uart_rx.rxd
write_n => uart_regs:the_uart_regs.write_n
writedata[0] => uart_regs:the_uart_regs.writedata[0]
writedata[1] => uart_regs:the_uart_regs.writedata[1]
writedata[2] => uart_regs:the_uart_regs.writedata[2]
writedata[3] => uart_regs:the_uart_regs.writedata[3]
writedata[4] => uart_regs:the_uart_regs.writedata[4]
writedata[5] => uart_regs:the_uart_regs.writedata[5]
writedata[6] => uart_regs:the_uart_regs.writedata[6]
writedata[7] => uart_regs:the_uart_regs.writedata[7]
writedata[8] => uart_regs:the_uart_regs.writedata[8]
writedata[9] => uart_regs:the_uart_regs.writedata[9]
writedata[10] => uart_regs:the_uart_regs.writedata[10]
writedata[11] => uart_regs:the_uart_regs.writedata[11]
writedata[12] => uart_regs:the_uart_regs.writedata[12]
writedata[13] => uart_regs:the_uart_regs.writedata[13]
writedata[14] => uart_regs:the_uart_regs.writedata[14]
writedata[15] => uart_regs:the_uart_regs.writedata[15]
dataavailable <= uart_regs:the_uart_regs.dataavailable
irq <= uart_regs:the_uart_regs.irq
readdata[0] <= uart_regs:the_uart_regs.readdata[0]
readdata[1] <= uart_regs:the_uart_regs.readdata[1]
readdata[2] <= uart_regs:the_uart_regs.readdata[2]
readdata[3] <= uart_regs:the_uart_regs.readdata[3]
readdata[4] <= uart_regs:the_uart_regs.readdata[4]
readdata[5] <= uart_regs:the_uart_regs.readdata[5]
readdata[6] <= uart_regs:the_uart_regs.readdata[6]
readdata[7] <= uart_regs:the_uart_regs.readdata[7]
readdata[8] <= uart_regs:the_uart_regs.readdata[8]
readdata[9] <= uart_regs:the_uart_regs.readdata[9]
readdata[10] <= uart_regs:the_uart_regs.readdata[10]
readdata[11] <= uart_regs:the_uart_regs.readdata[11]
readdata[12] <= uart_regs:the_uart_regs.readdata[12]
readdata[13] <= uart_regs:the_uart_regs.readdata[13]
readdata[14] <= uart_regs:the_uart_regs.readdata[14]
readdata[15] <= uart_regs:the_uart_regs.readdata[15]
readyfordata <= uart_regs:the_uart_regs.readyfordata
txd <= uart_tx:the_uart_tx.txd


|Lab_1_SoPC|NIOS_System_1:inst|uart:the_uart|uart_tx:the_uart_tx
baud_divisor[0] => baud_rate_counter~8.DATAB
baud_divisor[1] => baud_rate_counter~7.DATAB
baud_divisor[2] => baud_rate_counter~6.DATAB
baud_divisor[3] => baud_rate_counter~5.DATAB
baud_divisor[4] => baud_rate_counter~4.DATAB
baud_divisor[5] => baud_rate_counter~3.DATAB
baud_divisor[6] => baud_rate_counter~2.DATAB
baud_divisor[7] => baud_rate_counter~1.DATAB
baud_divisor[8] => baud_rate_counter~0.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => do_load_shifter.CLK
clk => internal_tx_ready.CLK
clk => tx_overrun~reg0.CLK
clk => tx_shift_empty~reg0.CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[0].CLK
clk => baud_clk_en.CLK
clk => pre_txd.CLK
clk => txd~reg0.CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk_en => do_load_shifter.ENA
clk_en => internal_tx_ready.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd~0.IN1
reset_n => pre_txd.PRESET
reset_n => baud_clk_en.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => internal_tx_ready.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
status_wr_strobe => tx_overrun~1.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1
tx_overrun <= tx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= internal_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_shift_empty <= tx_shift_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|uart:the_uart|uart_rx:the_uart_rx
baud_divisor[0] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[0]
baud_divisor[0] => baud_load_value[0].DATAA
baud_divisor[1] => baud_load_value[0].DATAB
baud_divisor[1] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[1]
baud_divisor[1] => baud_load_value[1].DATAA
baud_divisor[2] => baud_load_value[1].DATAB
baud_divisor[2] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[2]
baud_divisor[2] => baud_load_value[2].DATAA
baud_divisor[3] => baud_load_value[2].DATAB
baud_divisor[3] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[3]
baud_divisor[3] => baud_load_value[3].DATAA
baud_divisor[4] => baud_load_value[3].DATAB
baud_divisor[4] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[4]
baud_divisor[4] => baud_load_value[4].DATAA
baud_divisor[5] => baud_load_value[4].DATAB
baud_divisor[5] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[5]
baud_divisor[5] => baud_load_value[5].DATAA
baud_divisor[6] => baud_load_value[5].DATAB
baud_divisor[6] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[6]
baud_divisor[6] => baud_load_value[6].DATAA
baud_divisor[7] => baud_load_value[6].DATAB
baud_divisor[7] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[7]
baud_divisor[7] => baud_load_value[7].DATAA
baud_divisor[8] => baud_load_value[7].DATAB
baud_divisor[8] => uart_rx_stimulus_source:the_uart_rx_stimulus_source.baud_divisor[8]
baud_divisor[8] => baud_load_value[8].DATAA
begintransfer => rx_rd_strobe_onset.IN0
clk => d1_source_rxd.CLK
clk => sync_rxd.CLK
clk => delayed_unxsync_rxdxx1.CLK
clk => delayed_unxsync_rxdxx2.CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[0].CLK
clk => baud_clk_en.CLK
clk => do_start_rx.CLK
clk => delayed_unxrx_in_processxx3.CLK
clk => rx_data[7]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => framing_error~reg0.CLK
clk => break_detect~reg0.CLK
clk => rx_overrun~reg0.CLK
clk => internal_rx_char_ready.CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].CLK
clk => uart_rx_stimulus_source:the_uart_rx_stimulus_source.clk
clk_en => uart_rx_stimulus_source:the_uart_rx_stimulus_source.clk_en
clk_en => d1_source_rxd.ENA
clk_en => sync_rxd.ENA
clk_en => delayed_unxsync_rxdxx1.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ENA
clk_en => delayed_unxsync_rxdxx2.ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => do_start_rx.ENA
clk_en => delayed_unxrx_in_processxx3.ENA
clk_en => framing_error~reg0.ENA
clk_en => break_detect~reg0.ENA
clk_en => rx_overrun~reg0.ENA
clk_en => internal_rx_char_ready.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ENA
reset_n => uart_rx_stimulus_source:the_uart_rx_stimulus_source.reset_n
reset_n => delayed_unxrx_in_processxx3.ACLR
reset_n => do_start_rx.ACLR
reset_n => baud_clk_en.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => delayed_unxsync_rxdxx2.ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ACLR
reset_n => delayed_unxsync_rxdxx1.ACLR
reset_n => sync_rxd.ACLR
reset_n => d1_source_rxd.ACLR
reset_n => rx_overrun~reg0.ACLR
reset_n => break_detect~reg0.ACLR
reset_n => framing_error~reg0.ACLR
reset_n => internal_rx_char_ready.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[0]~reg0.ACLR
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => uart_rx_stimulus_source:the_uart_rx_stimulus_source.rxd
status_wr_strobe => rx_overrun~1.OUTPUTSELECT
status_wr_strobe => break_detect~1.OUTPUTSELECT
status_wr_strobe => framing_error~1.OUTPUTSELECT
break_detect <= break_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE
framing_error <= framing_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error <= <GND>
rx_char_ready <= internal_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_overrun <= rx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN
source_rxd <= rxd.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|uart:the_uart|uart_regs:the_uart_regs
address[0] => Equal3.IN5
address[0] => Equal2.IN5
address[0] => Equal1.IN5
address[0] => Equal0.IN5
address[1] => Equal3.IN4
address[1] => Equal2.IN4
address[1] => Equal1.IN4
address[1] => Equal0.IN4
address[2] => Equal3.IN3
address[2] => Equal2.IN3
address[2] => Equal1.IN3
address[2] => Equal0.IN3
break_detect => selected_read_data~26.IN1
break_detect => qualified_irq~7.IN1
break_detect => status_reg[8].IN1
chipselect => control_wr_strobe~0.IN1
chipselect => rx_rd_strobe~0.IN0
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => irq~reg0.CLK
clk => internal_tx_data[7].CLK
clk => internal_tx_data[6].CLK
clk => internal_tx_data[5].CLK
clk => internal_tx_data[4].CLK
clk => internal_tx_data[3].CLK
clk => internal_tx_data[2].CLK
clk => internal_tx_data[1].CLK
clk => internal_tx_data[0].CLK
clk => control_reg[9].CLK
clk => control_reg[8].CLK
clk => control_reg[7].CLK
clk => control_reg[6].CLK
clk => control_reg[5].CLK
clk => control_reg[4].CLK
clk => control_reg[3].CLK
clk => control_reg[2].CLK
clk => control_reg[1].CLK
clk => control_reg[0].CLK
clk => d1_rx_char_ready.CLK
clk => d1_tx_ready.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => selected_read_data~25.IN1
framing_error => qualified_irq~9.IN1
framing_error => any_error~2.IN1
parity_error => selected_read_data~24.IN1
parity_error => qualified_irq~11.IN1
parity_error => any_error~1.IN1
read_n => rx_rd_strobe~0.IN1
reset_n => internal_tx_data[0].ACLR
reset_n => internal_tx_data[1].ACLR
reset_n => internal_tx_data[2].ACLR
reset_n => internal_tx_data[3].ACLR
reset_n => internal_tx_data[4].ACLR
reset_n => internal_tx_data[5].ACLR
reset_n => internal_tx_data[6].ACLR
reset_n => internal_tx_data[7].ACLR
reset_n => d1_tx_ready.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
rx_char_ready => selected_read_data~31.IN1
rx_char_ready => qualified_irq~13.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data~0.IN1
rx_data[1] => selected_read_data~1.IN1
rx_data[2] => selected_read_data~2.IN1
rx_data[3] => selected_read_data~3.IN1
rx_data[4] => selected_read_data~4.IN1
rx_data[5] => selected_read_data~5.IN1
rx_data[6] => selected_read_data~6.IN1
rx_data[7] => selected_read_data~7.IN1
rx_overrun => selected_read_data~27.IN1
rx_overrun => qualified_irq~5.IN1
rx_overrun => any_error~0.IN0
tx_overrun => selected_read_data~28.IN1
tx_overrun => qualified_irq~3.IN1
tx_overrun => any_error~0.IN1
tx_ready => selected_read_data~30.IN1
tx_ready => qualified_irq~15.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => qualified_irq~1.IN1
tx_shift_empty => selected_read_data~29.IN1
write_n => control_wr_strobe~0.IN0
writedata[0] => internal_tx_data[0].DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => internal_tx_data[1].DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => internal_tx_data[2].DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => internal_tx_data[3].DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => internal_tx_data[4].DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => internal_tx_data[5].DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => internal_tx_data[6].DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => internal_tx_data[7].DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
baud_divisor[0] <= <GND>
baud_divisor[1] <= <VCC>
baud_divisor[2] <= <GND>
baud_divisor[3] <= <GND>
baud_divisor[4] <= <VCC>
baud_divisor[5] <= <VCC>
baud_divisor[6] <= <GND>
baud_divisor[7] <= <VCC>
baud_divisor[8] <= <VCC>
dataavailable <= d1_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
do_force_break <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= d1_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_rd_strobe <= rx_rd_strobe~1.DB_MAX_OUTPUT_PORT_TYPE
status_wr_strobe <= status_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= internal_tx_data[0].DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= internal_tx_data[1].DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= internal_tx_data[2].DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= internal_tx_data[3].DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= internal_tx_data[4].DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= internal_tx_data[5].DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= internal_tx_data[6].DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= internal_tx_data[7].DB_MAX_OUTPUT_PORT_TYPE
tx_wr_strobe <= internal_tx_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE


|Lab_1_SoPC|NIOS_System_1:inst|NIOS_System_1_reset_clk_domain_synch_module:NIOS_System_1_reset_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


