[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2685350 heartbeat IPC: 3.724 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2685350 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2685350 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 28091239 heartbeat IPC: 0.3936 cumulative IPC: 0.3936 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 53531001 heartbeat IPC: 0.3931 cumulative IPC: 0.3933 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 78936816 heartbeat IPC: 0.3936 cumulative IPC: 0.3934 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 104331678 heartbeat IPC: 0.3938 cumulative IPC: 0.3935 (Simulation time: 00 hr 08 min 23 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 127039199 cumulative IPC: 0.3936 (Simulation time: 00 hr 10 min 25 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 127039199 cumulative IPC: 0.3936 (Simulation time: 00 hr 10 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3936 instructions: 50000003 cycles: 127039199
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      11681 HIT:       4818 MISS:       6863 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      11681 HIT:       4818 MISS:       6863 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1101194 HIT:     573674 MISS:     527520 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     660914 HIT:     135531 MISS:     525383 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        763 HIT:        512 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     439248 HIT:     437503 MISS:       1745 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        269 HIT:        128 MISS:        141 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 206.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8872605 HIT:    8872605 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8872605 HIT:    8872605 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15443418 HIT:   12873904 MISS:    2569514 MSHR_MERGE:    1907568
cpu0->cpu0_L1D LOAD         ACCESS:   11926267 HIT:    9359370 MISS:    2566897 MSHR_MERGE:    1905983
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3510266 HIT:    3507918 MISS:       2348 MSHR_MERGE:       1585
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6885 HIT:       6616 MISS:        269 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 173.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7121967 HIT:    7121967 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7121967 HIT:    7121967 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14191194 HIT:   14151633 MISS:      39561 MSHR_MERGE:      27880
cpu0->cpu0_DTLB LOAD         ACCESS:   14191194 HIT:   14151633 MISS:      39561 MSHR_MERGE:      27880
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 128.9 cycles
cpu0->LLC TOTAL        ACCESS:     964170 HIT:     524080 MISS:     440090 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     525383 HIT:      85363 MISS:     440020 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        251 HIT:        251 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     438395 HIT:     438376 MISS:         19 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        141 HIT:         90 MISS:         51 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 228.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        311
  ROW_BUFFER_MISS:     439760
  AVG DBUS CONGESTED CYCLE: 10.54
Channel 0 WQ ROW_BUFFER_HIT:     183113
  ROW_BUFFER_MISS:     255021
  FULL:          0
Channel 0 REFRESHES ISSUED:      10587
