{
    "design_name":"bsg_fifo_1r1w_large",
    "filelist":[
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v",
        "basejump_stl/bsg_misc/bsg_circular_ptr.v",
        "basejump_stl/bsg_dataflow/bsg_two_fifo.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v",
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync.v",
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v",
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v",
        "basejump_stl/bsg_misc/bsg_dff.v",
        "basejump_stl/bsg_misc/bsg_dff_en_bypass.v",
        "basejump_stl/bsg_misc/bsg_dff_en.v",
        "basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v",
        "basejump_stl/bsg_misc/bsg_round_robin_arb.v",
        "basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v",
        "basejump_stl/bsg_misc/bsg_mux_one_hot.v",
        "basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v",
        "basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v",
        "basejump_stl/bsg_misc/bsg_thermometer_count.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v"
    ],
    "run_config":[
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 30",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_30_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 40",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_40_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 50",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_50_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 60",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_60_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 70",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_70_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 80",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_80_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 90",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_90_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with small size at a clock period (in num of FO4) = 100",
            "design_size":"small",
            "name":"bsg_fifo_1r1w_large_small_clk_100_FO4",
            "parameters":[
                "els_p=32",
                "width_p=16"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 30",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_30_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 40",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_40_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 50",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_50_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 60",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_60_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 70",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_70_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 80",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_80_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 90",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_90_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with large size at a clock period (in num of FO4) = 100",
            "design_size":"large",
            "name":"bsg_fifo_1r1w_large_large_clk_100_FO4",
            "parameters":[
                "els_p=256",
                "width_p=64"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 30",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_30_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 40",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_40_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 50",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_50_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 60",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_60_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 70",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_70_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 80",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_80_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 90",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_90_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with very_large size at a clock period (in num of FO4) = 100",
            "design_size":"very_large",
            "name":"bsg_fifo_1r1w_large_very_large_clk_100_FO4",
            "parameters":[
                "els_p=512",
                "width_p=128"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 30",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_30_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 40",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_40_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 50",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_50_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 60",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_60_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 70",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_70_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 80",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_80_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 90",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_90_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with medium size at a clock period (in num of FO4) = 100",
            "design_size":"medium",
            "name":"bsg_fifo_1r1w_large_medium_clk_100_FO4",
            "parameters":[
                "els_p=64",
                "width_p=32"
            ]
        }
    ]
}