/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_mipi_i3c_mst.h
*/
#ifndef CSLR_MIPI_I3C_MST_H_
#define CSLR_MIPI_I3C_MST_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Cadence I3C controller configuration and status registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t DEV_ID;
    volatile uint32_t CONF_STATUS0;
    volatile uint32_t CONF_STATUS1;
    volatile uint32_t REV_ID;
    volatile uint32_t CTRL;
    volatile uint32_t PRESCL_CTRL0;
    volatile uint32_t PRESCL_CTRL1;
    volatile uint8_t  Resv_32[4];
    volatile uint32_t MST_IER;
    volatile uint32_t MST_IDR;
    volatile uint32_t MST_IMR;
    volatile uint32_t MST_ICR;
    volatile uint32_t MST_ISR;
    volatile uint32_t MST_STATUS0;
    volatile uint32_t CMDR;
    volatile uint32_t IBIR;
    volatile uint32_t SLV_IER;
    volatile uint32_t SLV_IDR;
    volatile uint32_t SLV_IMR;
    volatile uint32_t SLV_ICR;
    volatile uint32_t SLV_ISR;
    volatile uint32_t SLV_STATUS0;
    volatile uint32_t SLV_STATUS1;
    volatile uint8_t  Resv_96[4];
    volatile uint32_t CMD0_FIFO;
    volatile uint32_t CMD1_FIFO;
    volatile uint32_t TX_FIFO;
    volatile uint8_t  Resv_112[4];
    volatile uint32_t IMD_CMD0;
    volatile uint32_t IMD_CMD1;
    volatile uint32_t IMD_DATA;
    volatile uint8_t  Resv_128[4];
    volatile uint32_t RX_FIFO;
    volatile uint32_t IBI_DATA_FIFO;
    volatile uint32_t SLV_DDR_TX_FIFO;
    volatile uint32_t SLV_DDR_RX_FIFO;
    volatile uint32_t CMD_IBI_THR_CTRL;
    volatile uint32_t TX_RX_THR_CTRL;
    volatile uint32_t SLV_DDR_TX_RX_THR_CTRL;
    volatile uint32_t FLUSH_CTRL;
    volatile uint8_t  Resv_176[16];
    volatile uint32_t TTO_PRESCL_CTRL0;
    volatile uint32_t TTO_PRESCL_CTRL1;
    volatile uint32_t DEVS_CTRL;
    volatile uint8_t  Resv_192[4];
    volatile uint32_t DEV_ID0_RR0;
    volatile uint32_t DEV_ID0_RR1;
    volatile uint32_t DEV_ID0_RR2;
    volatile uint8_t  Resv_208[4];
    volatile uint32_t DEV_ID1_RR0;
    volatile uint32_t DEV_ID1_RR1;
    volatile uint32_t DEV_ID1_RR2;
    volatile uint8_t  Resv_224[4];
    volatile uint32_t DEV_ID2_RR0;
    volatile uint32_t DEV_ID2_RR1;
    volatile uint32_t DEV_ID2_RR2;
    volatile uint8_t  Resv_240[4];
    volatile uint32_t DEV_ID3_RR0;
    volatile uint32_t DEV_ID3_RR1;
    volatile uint32_t DEV_ID3_RR2;
    volatile uint8_t  Resv_256[4];
    volatile uint32_t DEV_ID4_RR0;
    volatile uint32_t DEV_ID4_RR1;
    volatile uint32_t DEV_ID4_RR2;
    volatile uint8_t  Resv_272[4];
    volatile uint32_t DEV_ID5_RR0;
    volatile uint32_t DEV_ID5_RR1;
    volatile uint32_t DEV_ID5_RR2;
    volatile uint8_t  Resv_288[4];
    volatile uint32_t DEV_ID6_RR0;
    volatile uint32_t DEV_ID6_RR1;
    volatile uint32_t DEV_ID6_RR2;
    volatile uint8_t  Resv_304[4];
    volatile uint32_t DEV_ID7_RR0;
    volatile uint32_t DEV_ID7_RR1;
    volatile uint32_t DEV_ID7_RR2;
    volatile uint8_t  Resv_320[4];
    volatile uint32_t DEV_ID8_RR0;
    volatile uint32_t DEV_ID8_RR1;
    volatile uint32_t DEV_ID8_RR2;
    volatile uint8_t  Resv_336[4];
    volatile uint32_t DEV_ID9_RR0;
    volatile uint32_t DEV_ID9_RR1;
    volatile uint32_t DEV_ID9_RR2;
    volatile uint8_t  Resv_352[4];
    volatile uint32_t DEV_ID10_RR0;
    volatile uint32_t DEV_ID10_RR1;
    volatile uint32_t DEV_ID10_RR2;
    volatile uint8_t  Resv_368[4];
    volatile uint32_t DEV_ID11_RR0;
    volatile uint32_t DEV_ID11_RR1;
    volatile uint32_t DEV_ID11_RR2;
    volatile uint8_t  Resv_384[4];
    volatile uint32_t SIR_MAP0;
    volatile uint32_t SIR_MAP1;
    volatile uint32_t SIR_MAP2;
    volatile uint32_t SIR_MAP3;
    volatile uint32_t SIR_MAP4;
    volatile uint32_t SIR_MAP5;
    volatile uint8_t  Resv_416[8];
    volatile uint32_t GPIR_WORD0;
    volatile uint8_t  Resv_544[124];
    volatile uint32_t GPOR_WORD0;
} CSL_mipi_i3c_mstRegs_mipi_i3c_mst_regs_cdnsi3c_reg;


typedef struct {
    volatile uint32_t ASF_INT_STATUS;
    volatile uint32_t ASF_INT_RAW_STATUS;
    volatile uint32_t ASF_INT_MASK;
    volatile uint32_t ASF_INT_TEST;
    volatile uint32_t ASF_FATAL_NONFATAL_SELECT;
    volatile uint8_t  Resv_32[12];
    volatile uint32_t ASF_SRAM_CORR_FAULT_STATUS;
    volatile uint32_t ASF_SRAM_UNCORR_FAULT_STATUS;
    volatile uint32_t ASF_SRAM_FAULT_STATS;
    volatile uint8_t  Resv_48[4];
    volatile uint32_t ASF_TRANS_TO_CTRL;
    volatile uint32_t ASF_TRANS_TO_FAULT_MASK;
    volatile uint32_t ASF_TRANS_TO_FAULT_STATUS;
    volatile uint8_t  Resv_64[4];
    volatile uint32_t ASF_PROTOCOL_FAULT_MASK;
    volatile uint32_t ASF_PROTOCOL_FAULT_STATUS;
} CSL_mipi_i3c_mstRegs_mipi_i3c_mst_regs_cdnsi3c_asf_reg;


typedef struct {
    CSL_mipi_i3c_mstRegs_mipi_i3c_mst_regs_cdnsi3c_reg MIPI_I3C_MST_REGS_CDNSI3C_REG;
    volatile uint8_t  Resv_768[220];
    CSL_mipi_i3c_mstRegs_mipi_i3c_mst_regs_cdnsi3c_asf_reg MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG;
} CSL_mipi_i3c_mstRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID                  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0            (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1            (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID                  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL                    (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0            (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1            (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER                 (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR                 (0x00000024U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR                 (0x00000028U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR                 (0x0000002CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR                 (0x00000030U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0             (0x00000034U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR                    (0x00000038U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR                    (0x0000003CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER                 (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR                 (0x00000044U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR                 (0x00000048U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR                 (0x0000004CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR                 (0x00000050U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0             (0x00000054U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1             (0x00000058U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO               (0x00000060U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO               (0x00000064U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_FIFO                 (0x00000068U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0                (0x00000070U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1                (0x00000074U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_DATA                (0x00000078U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_RX_FIFO                 (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBI_DATA_FIFO           (0x00000084U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_FIFO         (0x00000088U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_RX_FIFO         (0x0000008CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL        (0x00000090U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL          (0x00000094U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL  (0x00000098U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL              (0x0000009CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0        (0x000000B0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1        (0x000000B4U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL               (0x000000B8U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0             (0x000000C0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR1             (0x000000C4U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2             (0x000000C8U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0             (0x000000D0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR1             (0x000000D4U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2             (0x000000D8U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0             (0x000000E0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR1             (0x000000E4U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2             (0x000000E8U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0             (0x000000F0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR1             (0x000000F4U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2             (0x000000F8U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0             (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR1             (0x00000104U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2             (0x00000108U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0             (0x00000110U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR1             (0x00000114U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2             (0x00000118U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0             (0x00000120U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR1             (0x00000124U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2             (0x00000128U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0             (0x00000130U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR1             (0x00000134U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2             (0x00000138U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0             (0x00000140U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR1             (0x00000144U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2             (0x00000148U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0             (0x00000150U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR1             (0x00000154U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2             (0x00000158U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0            (0x00000160U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR1            (0x00000164U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2            (0x00000168U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0            (0x00000170U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR1            (0x00000174U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2            (0x00000178U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0                (0x00000180U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1                (0x00000184U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2                (0x00000188U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3                (0x0000018CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4                (0x00000190U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5                (0x00000194U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0              (0x000001A0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0              (0x00000220U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS      (0x00000300U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS  (0x00000304U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK        (0x00000308U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST        (0x0000030CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT (0x00000310U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS (0x00000320U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS (0x00000324U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS (0x00000328U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL   (0x00000330U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK (0x00000334U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS (0x00000338U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK (0x00000340U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS (0x00000344U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* DEV_ID */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_DEV_ID_MASK      (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_DEV_ID_SHIFT     (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_DEV_ID_MAX       (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_RSVD0_MASK       (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_RSVD0_SHIFT      (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID_RSVD0_MAX        (0x0000FFFFU)

/* CONF_STATUS0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEVS_NUM_MASK (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEVS_NUM_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEVS_NUM_MAX (0x0000000FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEV_ROLE_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEV_ROLE_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DEV_ROLE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DDR_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DDR_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_DDR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_IBIR_MEM_DEPTH_MASK (0x000000C0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_IBIR_MEM_DEPTH_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_IBIR_MEM_DEPTH_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPI_NUM_MASK (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPI_NUM_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPI_NUM_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPO_NUM_MASK (0x00FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPO_NUM_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_GPO_NUM_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_ASF_MASK   (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_ASF_SHIFT  (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_ASF_MAX    (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_CMDR_MEM_DEPTH_MASK (0xE0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_CMDR_MEM_DEPTH_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS0_CMDR_MEM_DEPTH_MAX (0x00000007U)

/* CONF_STATUS1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_TX_MEM_DEPTH_MASK (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_TX_MEM_DEPTH_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_TX_MEM_DEPTH_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RX_MEM_DEPTH_MASK (0x000003E0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RX_MEM_DEPTH_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RX_MEM_DEPTH_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_MEM_DEPTH_MASK (0x00001C00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_MEM_DEPTH_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_MEM_DEPTH_MAX (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RSVD0_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RSVD0_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_RSVD0_MAX  (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_TX_MEM_DEPTH_MASK (0x001F0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_TX_MEM_DEPTH_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_TX_MEM_DEPTH_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_RX_MEM_DEPTH_MASK (0x03E00000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_RX_MEM_DEPTH_SHIFT (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_SLV_DDR_RX_MEM_DEPTH_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_CMD_MEM_DEPTH_MASK (0x0C000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_CMD_MEM_DEPTH_SHIFT (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_CMD_MEM_DEPTH_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_HW_RES_MASK (0xF0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_HW_RES_SHIFT (0x0000001CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CONF_STATUS1_IBI_HW_RES_MAX (0x0000000FU)

/* REV_ID */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MINOR_MASK   (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MINOR_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MINOR_MAX    (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MAJOR_MASK   (0x000000E0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MAJOR_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_REV_MAJOR_MAX    (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_PID_MASK         (0x000FFF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_PID_SHIFT        (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_PID_MAX          (0x00000FFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_VID_MASK         (0xFFF00000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_VID_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_REV_ID_VID_MAX          (0x00000FFFU)

/* CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_BUS_MODE_MASK      (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_BUS_MODE_SHIFT     (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_BUS_MODE_MAX       (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD0_MASK         (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD0_SHIFT        (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD0_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_AHDR_OPT_MASK      (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_AHDR_OPT_SHIFT     (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_AHDR_OPT_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_INIT_MASK      (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_INIT_SHIFT     (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_INIT_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_INIT_MASK       (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_INIT_SHIFT      (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_INIT_MAX        (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_ACK_MASK        (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_ACK_SHIFT       (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_ACK_MAX         (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_ACK_MASK       (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_ACK_SHIFT      (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MST_ACK_MAX        (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_DISEC_MASK      (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_DISEC_SHIFT     (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HJ_DISEC_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD1_MASK         (0x00FFFE00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD1_SHIFT        (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD1_MAX          (0x00007FFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_THD_DEL_MASK       (0x03000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_THD_DEL_SHIFT      (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_THD_DEL_MAX        (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_I3C_11_SUPP_MASK   (0x04000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_I3C_11_SUPP_SHIFT  (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_I3C_11_SUPP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD2_MASK         (0x08000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD2_SHIFT        (0x0000001BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_RSVD2_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_EN_MASK        (0x10000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_EN_SHIFT       (0x0000001CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_EN_MAX         (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_MASK           (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_SHIFT          (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_MCS_MAX            (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HALT_EN_MASK       (0x40000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HALT_EN_SHIFT      (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_HALT_EN_MAX        (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_DEV_EN_MASK        (0x80000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_DEV_EN_SHIFT       (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CTRL_DEV_EN_MAX         (0x00000001U)

/* PRESCL_CTRL0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I3C_MASK   (0x000003FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I3C_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I3C_MAX    (0x000003FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_RSVD0_MASK (0x0000FC00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_RSVD0_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_RSVD0_MAX  (0x0000003FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I2C_MASK   (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I2C_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL0_I2C_MAX    (0x0000FFFFU)

/* PRESCL_CTRL1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_OD_LOW_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_OD_LOW_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_OD_LOW_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_PP_LOW_MASK (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_PP_LOW_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_PRESCL_CTRL1_PP_LOW_MAX (0x000000FFU)

/* MST_IER */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_OVF_MASK   (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_OVF_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_UNF_MASK   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_UNF_SHIFT  (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_THR_MASK   (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_THR_SHIFT  (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_OVF_MASK   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_OVF_SHIFT  (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_THR_MASK   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_THR_SHIFT  (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_EMP_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_EMP_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_CMDD_EMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_UNF_MASK     (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_UNF_SHIFT    (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_UNF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_THR_MASK     (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_THR_SHIFT    (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_OVF_MASK   (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_OVF_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_UNF_MASK   (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_UNF_SHIFT  (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_THR_MASK   (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_THR_SHIFT  (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBIR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_UNF_MASK   (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_UNF_SHIFT  (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_THR_MASK   (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_THR_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IBID_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD0_MASK      (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD0_SHIFT     (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD0_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_OVF_MASK     (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_OVF_SHIFT    (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_OVF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_THR_MASK     (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_THR_SHIFT    (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_TX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IMM_COMP_MASK   (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IMM_COMP_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_IMM_COMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_MR_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_MR_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_HALTED_MASK     (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_HALTED_SHIFT    (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_HALTED_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD1_MASK      (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD1_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IER_RSVD1_MAX       (0x00001FFFU)

/* MST_IDR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_OVF_MASK   (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_OVF_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_UNF_MASK   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_UNF_SHIFT  (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_THR_MASK   (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_THR_SHIFT  (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_OVF_MASK   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_OVF_SHIFT  (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_THR_MASK   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_THR_SHIFT  (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_EMP_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_EMP_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_CMDD_EMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_UNF_MASK     (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_UNF_SHIFT    (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_UNF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_THR_MASK     (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_THR_SHIFT    (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_OVF_MASK   (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_OVF_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_UNF_MASK   (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_UNF_SHIFT  (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_THR_MASK   (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_THR_SHIFT  (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBIR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_UNF_MASK   (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_UNF_SHIFT  (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_THR_MASK   (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_THR_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IBID_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD0_MASK      (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD0_SHIFT     (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD0_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_OVF_MASK     (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_OVF_SHIFT    (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_OVF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_THR_MASK     (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_THR_SHIFT    (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_TX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IMM_COMP_MASK   (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IMM_COMP_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_IMM_COMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_MR_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_MR_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_HALTED_MASK     (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_HALTED_SHIFT    (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_HALTED_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD1_MASK      (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD1_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IDR_RSVD1_MAX       (0x00001FFFU)

/* MST_IMR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_OVF_MASK   (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_OVF_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_UNF_MASK   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_UNF_SHIFT  (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_THR_MASK   (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_THR_SHIFT  (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_OVF_MASK   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_OVF_SHIFT  (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_THR_MASK   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_THR_SHIFT  (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_EMP_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_EMP_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_CMDD_EMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_UNF_MASK     (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_UNF_SHIFT    (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_UNF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_THR_MASK     (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_THR_SHIFT    (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_OVF_MASK   (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_OVF_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_UNF_MASK   (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_UNF_SHIFT  (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_THR_MASK   (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_THR_SHIFT  (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBIR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_UNF_MASK   (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_UNF_SHIFT  (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_THR_MASK   (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_THR_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IBID_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD0_MASK      (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD0_SHIFT     (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD0_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_OVF_MASK     (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_OVF_SHIFT    (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_OVF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_THR_MASK     (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_THR_SHIFT    (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_TX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IMM_COMP_MASK   (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IMM_COMP_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_IMM_COMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_MR_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_MR_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_HALTED_MASK     (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_HALTED_SHIFT    (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_HALTED_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD1_MASK      (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD1_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_IMR_RSVD1_MAX       (0x00001FFFU)

/* MST_ICR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_OVF_MASK   (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_OVF_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_UNF_MASK   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_UNF_SHIFT  (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_THR_MASK   (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_THR_SHIFT  (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_OVF_MASK   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_OVF_SHIFT  (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_THR_MASK   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_THR_SHIFT  (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_EMP_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_EMP_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_CMDD_EMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_UNF_MASK     (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_UNF_SHIFT    (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_UNF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_THR_MASK     (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_THR_SHIFT    (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_OVF_MASK   (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_OVF_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_UNF_MASK   (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_UNF_SHIFT  (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_THR_MASK   (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_THR_SHIFT  (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBIR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_UNF_MASK   (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_UNF_SHIFT  (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_THR_MASK   (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_THR_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IBID_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD0_MASK      (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD0_SHIFT     (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD0_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_OVF_MASK     (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_OVF_SHIFT    (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_OVF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_THR_MASK     (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_THR_SHIFT    (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_TX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IMM_COMP_MASK   (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IMM_COMP_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_IMM_COMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_MR_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_MR_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_HALTED_MASK     (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_HALTED_SHIFT    (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_HALTED_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD1_MASK      (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD1_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ICR_RSVD1_MAX       (0x00001FFFU)

/* MST_ISR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_OVF_MASK   (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_OVF_SHIFT  (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_UNF_MASK   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_UNF_SHIFT  (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_THR_MASK   (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_THR_SHIFT  (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_OVF_MASK   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_OVF_SHIFT  (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_THR_MASK   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_THR_SHIFT  (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_EMP_MASK   (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_EMP_SHIFT  (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_CMDD_EMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_UNF_MASK     (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_UNF_SHIFT    (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_UNF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_THR_MASK     (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_THR_SHIFT    (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_OVF_MASK   (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_OVF_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_OVF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_UNF_MASK   (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_UNF_SHIFT  (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_THR_MASK   (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_THR_SHIFT  (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBIR_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_UNF_MASK   (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_UNF_SHIFT  (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_UNF_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_THR_MASK   (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_THR_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IBID_THR_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD0_MASK      (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD0_SHIFT     (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD0_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_OVF_MASK     (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_OVF_SHIFT    (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_OVF_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_THR_MASK     (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_THR_SHIFT    (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_TX_THR_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IMM_COMP_MASK   (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IMM_COMP_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_IMM_COMP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_MR_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_MR_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_HALTED_MASK     (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_HALTED_SHIFT    (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_HALTED_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD1_MASK      (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD1_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_ISR_RSVD1_MAX       (0x00001FFFU)

/* MST_STATUS0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_EMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_EMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_EMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_EMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_EMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_EMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_EMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_EMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_EMP_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_EMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_EMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_EMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_EMP_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_EMP_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_EMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_EMP_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_EMP_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_EMP_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD0_MASK  (0x000000C0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD0_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD0_MAX   (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_FULL_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_FULL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDR_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_FULL_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_FULL_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_CMDD_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_FULL_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_FULL_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_FULL_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_FULL_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBIR_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_FULL_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_FULL_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IBID_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_FULL_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_FULL_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_TX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD1_MASK  (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD1_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD1_MAX   (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_OP_MODE_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_OP_MODE_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_OP_MODE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_HALTED_MASK (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_HALTED_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_HALTED_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IDLE_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IDLE_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_IDLE_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD2_MASK  (0xFFF80000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD2_SHIFT (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_MST_STATUS0_RSVD2_MAX   (0x00001FFFU)

/* CMDR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_CMD_ID_MASK        (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_CMD_ID_SHIFT       (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_CMD_ID_MAX         (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_XFER_BYTES_MASK    (0x000FFF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_XFER_BYTES_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_XFER_BYTES_MAX     (0x00000FFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD0_MASK         (0x00F00000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD0_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD0_MAX          (0x0000000FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_ERROR_MASK         (0x0F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_ERROR_SHIFT        (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_ERROR_MAX          (0x0000000FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD1_MASK         (0xF0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD1_SHIFT        (0x0000001CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMDR_RSVD1_MAX          (0x0000000FU)

/* IBIR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_IBI_TYPE_MASK      (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_IBI_TYPE_SHIFT     (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_IBI_TYPE_MAX       (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_XFER_BYTES_MASK    (0x0000007CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_XFER_BYTES_SHIFT   (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_XFER_BYTES_MAX     (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_ERROR_MASK         (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_ERROR_SHIFT        (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_ERROR_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_SLV_ID_MASK        (0x00000F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_SLV_ID_SHIFT       (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_SLV_ID_MAX         (0x0000000FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RESP_MASK          (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RESP_SHIFT         (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RESP_MAX           (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RSVD0_MASK         (0xFFFFE000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RSVD0_SHIFT        (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBIR_RSVD0_MAX          (0x0007FFFFU)

/* SLV_IER */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_WR_COMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_WR_COMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RD_COMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RD_COMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_WR_COMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_WR_COMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RD_COMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RD_COMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_OVF_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_OVF_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_UNF_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_UNF_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_OVF_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_OVF_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_UNF_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_UNF_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_THR_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_THR_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_THR_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_THR_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_THR_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_THR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_THR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_M_RD_ABORT_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_M_RD_ABORT_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_M_RD_ABORT_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_FAIL_MASK   (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_FAIL_SHIFT  (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_FAIL_MASK   (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_FAIL_SHIFT  (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_SDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DA_UPDATE_MASK  (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DA_UPDATE_SHIFT (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DA_UPDATE_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_MR_DONE_MASK    (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_MR_DONE_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_HJ_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_HJ_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_HJ_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_EVENT_UP_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_EVENT_UP_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_EVENT_UP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_ERROR_MASK      (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_ERROR_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_ERROR_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_TM_MASK         (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_TM_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_TM_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DEFSLVS_MASK    (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DEFSLVS_SHIFT   (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IER_DEFSLVS_MAX     (0x00000001U)

/* SLV_IDR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_WR_COMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_WR_COMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RD_COMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RD_COMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_WR_COMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_WR_COMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RD_COMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RD_COMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_OVF_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_OVF_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_UNF_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_UNF_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_OVF_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_OVF_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_UNF_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_UNF_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_THR_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_THR_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_THR_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_THR_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_THR_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_THR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_THR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_M_RD_ABORT_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_M_RD_ABORT_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_M_RD_ABORT_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_FAIL_MASK   (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_FAIL_SHIFT  (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_FAIL_MASK   (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_FAIL_SHIFT  (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_SDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DA_UPDATE_MASK  (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DA_UPDATE_SHIFT (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DA_UPDATE_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_MR_DONE_MASK    (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_MR_DONE_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_HJ_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_HJ_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_HJ_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_EVENT_UP_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_EVENT_UP_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_EVENT_UP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_ERROR_MASK      (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_ERROR_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_ERROR_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_TM_MASK         (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_TM_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_TM_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DEFSLVS_MASK    (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DEFSLVS_SHIFT   (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IDR_DEFSLVS_MAX     (0x00000001U)

/* SLV_IMR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_WR_COMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_WR_COMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RD_COMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RD_COMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_WR_COMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_WR_COMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RD_COMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RD_COMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_OVF_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_OVF_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_UNF_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_UNF_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_OVF_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_OVF_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_UNF_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_UNF_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_THR_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_THR_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_THR_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_THR_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_THR_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_THR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_THR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_M_RD_ABORT_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_M_RD_ABORT_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_M_RD_ABORT_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_FAIL_MASK   (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_FAIL_SHIFT  (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_FAIL_MASK   (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_FAIL_SHIFT  (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_SDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DA_UPDATE_MASK  (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DA_UPDATE_SHIFT (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DA_UPDATE_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_MR_DONE_MASK    (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_MR_DONE_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_HJ_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_HJ_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_HJ_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_EVENT_UP_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_EVENT_UP_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_EVENT_UP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_ERROR_MASK      (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_ERROR_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_ERROR_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_TM_MASK         (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_TM_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_TM_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DEFSLVS_MASK    (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DEFSLVS_SHIFT   (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_IMR_DEFSLVS_MAX     (0x00000001U)

/* SLV_ICR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_WR_COMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_WR_COMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RD_COMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RD_COMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_WR_COMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_WR_COMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RD_COMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RD_COMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_OVF_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_OVF_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_UNF_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_UNF_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_OVF_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_OVF_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_UNF_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_UNF_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_THR_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_THR_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_THR_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_THR_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_THR_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_THR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_THR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_M_RD_ABORT_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_M_RD_ABORT_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_M_RD_ABORT_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_FAIL_MASK   (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_FAIL_SHIFT  (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_FAIL_MASK   (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_FAIL_SHIFT  (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_SDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DA_UPDATE_MASK  (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DA_UPDATE_SHIFT (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DA_UPDATE_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_MR_DONE_MASK    (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_MR_DONE_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_HJ_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_HJ_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_HJ_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_EVENT_UP_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_EVENT_UP_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_EVENT_UP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_ERROR_MASK      (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_ERROR_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_ERROR_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_TM_MASK         (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_TM_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_TM_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DEFSLVS_MASK    (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DEFSLVS_SHIFT   (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ICR_DEFSLVS_MAX     (0x00000001U)

/* SLV_ISR */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_WR_COMP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_WR_COMP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RD_COMP_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RD_COMP_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_WR_COMP_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_WR_COMP_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_WR_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RD_COMP_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RD_COMP_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RD_COMP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_OVF_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_OVF_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_UNF_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_UNF_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_OVF_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_OVF_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_OVF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_UNF_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_UNF_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_UNF_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_THR_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_THR_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_THR_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_THR_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_THR_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_TX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_THR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_THR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_RX_THR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_M_RD_ABORT_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_M_RD_ABORT_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_M_RD_ABORT_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_FAIL_MASK   (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_FAIL_SHIFT  (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_FAIL_MASK   (0x00004000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_FAIL_SHIFT  (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_SDR_FAIL_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DA_UPDATE_MASK  (0x00008000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DA_UPDATE_SHIFT (0x0000000FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DA_UPDATE_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_MR_DONE_MASK    (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_MR_DONE_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_MR_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_HJ_DONE_MASK    (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_HJ_DONE_SHIFT   (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_HJ_DONE_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_EVENT_UP_MASK   (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_EVENT_UP_SHIFT  (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_EVENT_UP_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_ERROR_MASK      (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_ERROR_SHIFT     (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_ERROR_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_TM_MASK         (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_TM_SHIFT        (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_TM_MAX          (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DEFSLVS_MASK    (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DEFSLVS_SHIFT   (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_ISR_DEFSLVS_MAX     (0x00000001U)

/* SLV_STATUS0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_XFERRED_BYTES_MASK (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_XFERRED_BYTES_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_XFERRED_BYTES_MAX (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_REG_ADDR_MASK (0x00FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_REG_ADDR_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_REG_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_RSVD0_MASK  (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_RSVD0_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS0_RSVD0_MAX   (0x000000FFU)

/* SLV_STATUS1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_EMPTY_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_EMPTY_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_EMPTY_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_EMPTY_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_EMPTY_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_EMPTY_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_FULL_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_FULL_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRTX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_FULL_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_FULL_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_SDRRX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_EMPTY_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_EMPTY_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_EMPTY_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_EMPTY_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_EMPTY_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_EMPTY_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_FULL_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_FULL_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRTX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_FULL_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_FULL_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DDRRX_FULL_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HAS_DA_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HAS_DA_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HAS_DA_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DA_MASK     (0x0000FE00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DA_SHIFT    (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_DA_MAX      (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_PROT_ERROR_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_PROT_ERROR_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_PROT_ERROR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_MR_DIS_MASK (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_MR_DIS_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_MR_DIS_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HJ_DIS_MASK (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HJ_DIS_SHIFT (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_HJ_DIS_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_VEN_TM_MASK (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_VEN_TM_SHIFT (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_VEN_TM_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_ENTAS_MASK  (0x00300000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_ENTAS_SHIFT (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_ENTAS_MAX   (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_RSVD1_MASK  (0xFFC00000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_RSVD1_SHIFT (0x00000016U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_STATUS1_RSVD1_MAX   (0x000003FFU)

/* CMD0_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RNW_MASK      (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RNW_SHIFT     (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RNW_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MSB_MASK (0x00000700U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MSB_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MSB_MAX (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_PL_LEN_MASK   (0x00FFF000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_PL_LEN_SHIFT  (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_PL_LEN_MAX    (0x00000FFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS10B_MASK    (0x01000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS10B_SHIFT   (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS10B_MAX     (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RSBC_MASK     (0x02000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RSBC_SHIFT    (0x00000019U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_RSBC_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_SBCA_MASK     (0x04000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_SBCA_SHIFT    (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_SBCA_MAX      (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_XMIT_MODE_MASK (0x18000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_XMIT_MODE_SHIFT (0x0000001BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_XMIT_MODE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_BCH_MASK      (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_BCH_SHIFT     (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_BCH_MAX       (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_CCC_MASK   (0x40000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_CCC_SHIFT  (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_CCC_MAX    (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_DDR_MASK   (0x80000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_DDR_SHIFT  (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD0_FIFO_IS_DDR_MAX    (0x00000001U)

/* CMD1_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CCC_CSRADDR0_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CCC_CSRADDR0_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CCC_CSRADDR0_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CSRADDR1_MASK (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CSRADDR1_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CSRADDR1_MAX  (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_RSVD0_MASK    (0x00FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_RSVD0_SHIFT   (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_RSVD0_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CMD_ID_MASK   (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CMD_ID_SHIFT  (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD1_FIFO_CMD_ID_MAX    (0x000000FFU)

/* TX_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_FIFO_DATA_MASK       (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_FIFO_DATA_SHIFT      (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_FIFO_DATA_MAX        (0xFFFFFFFFU)

/* IMD_CMD0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_RNW_MASK       (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_RNW_SHIFT      (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_RNW_MAX        (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_DEV_ADDR_MASK  (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_DEV_ADDR_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_DEV_ADDR_MAX   (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_PL_LEN_MASK    (0x00007000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_PL_LEN_SHIFT   (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD0_PL_LEN_MAX     (0x00000007U)

/* IMD_CMD1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CCC_MASK       (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CCC_SHIFT      (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CCC_MAX        (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_RSVD0_MASK     (0x00FFFF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_RSVD0_SHIFT    (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_RSVD0_MAX      (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CMD_ID_MASK    (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CMD_ID_SHIFT   (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_CMD1_CMD_ID_MAX     (0x000000FFU)

/* IMD_DATA */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_DATA_DATA_MASK      (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_DATA_DATA_SHIFT     (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IMD_DATA_DATA_MAX       (0xFFFFFFFFU)

/* RX_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_RX_FIFO_DATA_MASK       (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_RX_FIFO_DATA_SHIFT      (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_RX_FIFO_DATA_MAX        (0xFFFFFFFFU)

/* IBI_DATA_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBI_DATA_FIFO_DATA_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBI_DATA_FIFO_DATA_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_IBI_DATA_FIFO_DATA_MAX  (0xFFFFFFFFU)

/* SLV_DDR_TX_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_FIFO_DDR_SLAVE_TX_DATA_FIFO_MASK (0x000FFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_FIFO_DDR_SLAVE_TX_DATA_FIFO_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_FIFO_DDR_SLAVE_TX_DATA_FIFO_MAX (0x000FFFFFU)

/* SLV_DDR_RX_FIFO */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_RX_FIFO_DDR_SLAVE_RX_DATA_FIFO_MASK (0x000FFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_RX_FIFO_DDR_SLAVE_RX_DATA_FIFO_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_RX_FIFO_DDR_SLAVE_RX_DATA_FIFO_MAX (0x000FFFFFU)

/* CMD_IBI_THR_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDD_THR_MASK (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDD_THR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDD_THR_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD0_MASK (0x000000E0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD0_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD0_MAX (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBID_THR_MASK (0x00003F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBID_THR_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBID_THR_MAX (0x0000003FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD1_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD1_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD1_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDR_THR_MASK (0x001F0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDR_THR_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDR_THR_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD2_MASK (0x00E00000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD2_SHIFT (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD2_MAX (0x00000007U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBIR_THR_MASK (0x3F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBIR_THR_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_IBIR_THR_MAX (0x0000003FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD3_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD3_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD3_MAX (0x00000003U)

/* TX_RX_THR_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_TX_THR_MASK (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_TX_THR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_TX_THR_MAX (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_RX_THR_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_RX_THR_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TX_RX_THR_CTRL_RX_THR_MAX (0x0000FFFFU)

/* SLV_DDR_TX_RX_THR_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_TX_THR_MASK (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_TX_THR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_TX_THR_MAX (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_RX_THR_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_RX_THR_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_RX_THR_MAX (0x0000FFFFU)

/* FLUSH_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_FLUSH_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_FLUSH_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_TX_FLUSH_MASK (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_TX_FLUSH_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_TX_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_RX_FLUSH_MASK (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_RX_FLUSH_SHIFT (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_RX_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_FLUSH_MASK (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_FLUSH_SHIFT (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IMM_CMD_FLUSH_MASK (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IMM_CMD_FLUSH_SHIFT (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IMM_CMD_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_TX_FLUSH_MASK (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_TX_FLUSH_SHIFT (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_TX_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_RX_FLUSH_MASK (0x00400000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_RX_FLUSH_SHIFT (0x00000016U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_RX_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_RESP_FLUSH_MASK (0x00800000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_RESP_FLUSH_SHIFT (0x00000017U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_CMD_RESP_FLUSH_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_RESP_FLUSH_MASK (0x01000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_RESP_FLUSH_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_FLUSH_CTRL_IBI_RESP_FLUSH_MAX (0x00000001U)

/* TTO_PRESCL_CTRL0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_A_MASK (0x000007FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_A_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_A_MAX (0x000007FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD0_MASK (0x0000F800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD0_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD0_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_B_MASK (0x03FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_B_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_DIV_B_MAX (0x000003FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD1_MASK (0xFC000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD1_SHIFT (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL0_RSVD1_MAX (0x0000003FU)

/* TTO_PRESCL_CTRL1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_A_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_A_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_A_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD0_MASK (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD0_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_B_MASK (0x03FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_B_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_DIV_B_MAX (0x000003FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD1_MASK (0xFC000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD1_SHIFT (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_TTO_PRESCL_CTRL1_RSVD1_MAX (0x0000003FU)

/* DEVS_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV0_ACTIVE_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV0_ACTIVE_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV0_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_ACTIVE_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_ACTIVE_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_ACTIVE_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_ACTIVE_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_ACTIVE_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_ACTIVE_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_ACTIVE_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_ACTIVE_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_ACTIVE_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_ACTIVE_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_ACTIVE_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_ACTIVE_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_ACTIVE_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_ACTIVE_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_ACTIVE_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_ACTIVE_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_ACTIVE_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_ACTIVE_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_ACTIVE_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_ACTIVE_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_ACTIVE_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_ACTIVE_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_ACTIVE_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD0_MASK    (0x0001F000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD0_SHIFT   (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD0_MAX     (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_CLR_MASK (0x00020000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_CLR_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV1_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_CLR_MASK (0x00040000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_CLR_SHIFT (0x00000012U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV2_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_CLR_MASK (0x00080000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_CLR_SHIFT (0x00000013U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV3_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_CLR_MASK (0x00100000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_CLR_SHIFT (0x00000014U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV4_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_CLR_MASK (0x00200000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_CLR_SHIFT (0x00000015U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV5_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_CLR_MASK (0x00400000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_CLR_SHIFT (0x00000016U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV6_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_CLR_MASK (0x00800000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_CLR_SHIFT (0x00000017U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV7_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_CLR_MASK (0x01000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_CLR_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV8_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_CLR_MASK (0x02000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_CLR_SHIFT (0x00000019U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV9_CLR_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_CLR_MASK (0x04000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_CLR_SHIFT (0x0000001AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV10_CLR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_CLR_MASK (0x08000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_CLR_SHIFT (0x0000001BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_DEV11_CLR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD1_MASK    (0xF0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD1_SHIFT   (0x0000001CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEVS_CTRL_RSVD1_MAX     (0x0000000FU)

/* DEV_ID0_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID0_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID0_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID0_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID1_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID1_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID1_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID1_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID2_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID2_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID2_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID2_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID3_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID3_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID3_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID3_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID4_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID4_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID4_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID4_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID5_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID5_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID5_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID5_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID6_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID6_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID6_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID6_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID7_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID7_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID7_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID7_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID8_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID8_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID8_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID8_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID9_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD0_MASK  (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD0_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_IS_I3C_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD1_MASK  (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD1_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD2_MASK  (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_RSVD2_MAX   (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID9_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID9_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_BCR_MASK    (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_BCR_SHIFT   (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_BCR_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID9_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID10_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD0_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD0_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_IS_I3C_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD1_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD1_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD2_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_RSVD2_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID10_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID10_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_BCR_MASK   (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_BCR_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_BCR_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID10_RR2_PID_LSB_MAX (0x0000FFFFU)

/* DEV_ID11_RR0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_DEV_ADDR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_DEV_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_DEV_ADDR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD0_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD0_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD0_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_IS_I3C_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_IS_I3C_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_IS_I3C_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD1_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD1_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD1_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_EXT_ADDR_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_EXT_ADDR_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_EXT_ADDR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD2_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD2_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_RSVD2_MAX  (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_SA_MSB_MASK (0x0000E000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_SA_MSB_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR0_LVR_SA_MSB_MAX (0x00000007U)

/* DEV_ID11_RR1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR1_PID_MSB_MASK (0xFFFFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR1_PID_MSB_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR1_PID_MSB_MAX (0xFFFFFFFFU)

/* DEV_ID11_RR2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_DCR_LVR_MASK (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_DCR_LVR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_DCR_LVR_MAX (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_BCR_MASK   (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_BCR_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_BCR_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_PID_LSB_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_PID_LSB_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_DEV_ID11_RR2_PID_LSB_MAX (0x0000FFFFU)

/* SIR_MAP0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID0_ROLE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_RESP_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_RESP_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_DA_MASK (0x00FE0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_DA_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_PL_MASK (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_PL_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_SLOW_MASK (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_SLOW_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_ROLE_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_ROLE_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP0_DEVID1_ROLE_MAX (0x00000003U)

/* SIR_MAP1 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID2_ROLE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_RESP_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_RESP_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_DA_MASK (0x00FE0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_DA_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_PL_MASK (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_PL_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_SLOW_MASK (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_SLOW_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_ROLE_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_ROLE_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP1_DEVID3_ROLE_MAX (0x00000003U)

/* SIR_MAP2 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID4_ROLE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_RESP_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_RESP_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_DA_MASK (0x00FE0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_DA_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_PL_MASK (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_PL_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_SLOW_MASK (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_SLOW_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_ROLE_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_ROLE_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP2_DEVID5_ROLE_MAX (0x00000003U)

/* SIR_MAP3 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID6_ROLE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_RESP_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_RESP_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_DA_MASK (0x00FE0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_DA_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_PL_MASK (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_PL_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_SLOW_MASK (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_SLOW_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_ROLE_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_ROLE_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP3_DEVID7_ROLE_MAX (0x00000003U)

/* SIR_MAP4 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID8_ROLE_MAX (0x00000003U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_RESP_MASK (0x00010000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_RESP_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_DA_MASK (0x00FE0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_DA_SHIFT (0x00000011U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_DA_MAX  (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_PL_MASK (0x1F000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_PL_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_PL_MAX  (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_SLOW_MASK (0x20000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_SLOW_SHIFT (0x0000001DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_ROLE_MASK (0xC0000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_ROLE_SHIFT (0x0000001EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP4_DEVID9_ROLE_MAX (0x00000003U)

/* SIR_MAP5 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_RESP_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_RESP_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_RESP_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_DA_MASK (0x000000FEU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_DA_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_DA_MAX (0x0000007FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_PL_MASK (0x00001F00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_PL_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_PL_MAX (0x0000001FU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_SLOW_MASK (0x00002000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_SLOW_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_SLOW_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_ROLE_MASK (0x0000C000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_ROLE_SHIFT (0x0000000EU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_SIR_MAP5_DEVID10_ROLE_MAX (0x00000003U)

/* GPIR_WORD0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_GPI0_MASK    (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_GPI0_SHIFT   (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_GPI0_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD0_MASK   (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD0_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD0_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD1_MASK   (0x00FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD1_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD1_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD2_MASK   (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD2_SHIFT  (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPIR_WORD0_RSVD2_MAX    (0x000000FFU)

/* GPOR_WORD0 */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_GPO0_MASK    (0x000000FFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_GPO0_SHIFT   (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_GPO0_MAX     (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD0_MASK   (0x0000FF00U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD0_SHIFT  (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD0_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD1_MASK   (0x00FF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD1_SHIFT  (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD1_MAX    (0x000000FFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD2_MASK   (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD2_SHIFT  (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_REG_GPOR_WORD0_RSVD2_MAX    (0x000000FFU)

/* ASF_INT_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_CORR_ERR_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_CORR_ERR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_CORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_UNCORR_ERR_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_UNCORR_ERR_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_SRAM_UNCORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_DAP_ERR_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_DAP_ERR_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_DAP_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_CSR_ERR_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_CSR_ERR_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_CSR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_TRANS_TO_ERR_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_TRANS_TO_ERR_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_TRANS_TO_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_PROTOCOL_ERR_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_PROTOCOL_ERR_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_PROTOCOL_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_INTEGRITY_ERR_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_INTEGRITY_ERR_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_ASF_INTEGRITY_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_RESERVED_31_7_MASK (0xFFFFFF80U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_RESERVED_31_7_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_STATUS_RESERVED_31_7_MAX (0x01FFFFFFU)

/* ASF_INT_RAW_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_CORR_ERR_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_CORR_ERR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_CORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_UNCORR_ERR_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_UNCORR_ERR_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_SRAM_UNCORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_DAP_ERR_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_DAP_ERR_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_DAP_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_CSR_ERR_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_CSR_ERR_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_CSR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_TRANS_TO_ERR_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_TRANS_TO_ERR_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_TRANS_TO_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_PROTOCOL_ERR_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_PROTOCOL_ERR_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_PROTOCOL_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_INTEGRITY_ERR_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_INTEGRITY_ERR_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_ASF_INTEGRITY_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_RESERVED_31_7_MASK (0xFFFFFF80U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_RESERVED_31_7_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_RAW_STATUS_RESERVED_31_7_MAX (0x01FFFFFFU)

/* ASF_INT_MASK */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_CORR_ERR_MASK_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_CORR_ERR_MASK_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_CORR_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_UNCORR_ERR_MASK_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_UNCORR_ERR_MASK_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_SRAM_UNCORR_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_DAP_ERR_MASK_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_DAP_ERR_MASK_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_DAP_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_CSR_ERR_MASK_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_CSR_ERR_MASK_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_CSR_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_TRANS_TO_ERR_MASK_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_TRANS_TO_ERR_MASK_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_TRANS_TO_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_PROTOCOL_ERR_MASK_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_PROTOCOL_ERR_MASK_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_PROTOCOL_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_INTEGRITY_ERR_MASK_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_INTEGRITY_ERR_MASK_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_ASF_INTEGRITY_ERR_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_RESERVED_31_7_MASK (0xFFFFFF80U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_RESERVED_31_7_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_MASK_RESERVED_31_7_MAX (0x01FFFFFFU)

/* ASF_INT_TEST */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_CORR_ERR_TEST_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_CORR_ERR_TEST_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_CORR_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_UNCORR_ERR_TEST_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_UNCORR_ERR_TEST_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_SRAM_UNCORR_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_DAP_ERR_TEST_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_DAP_ERR_TEST_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_DAP_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_CSR_ERR_TEST_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_CSR_ERR_TEST_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_CSR_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_TRANS_TO_ERR_TEST_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_TRANS_TO_ERR_TEST_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_TRANS_TO_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_PROTOCOL_ERR_TEST_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_PROTOCOL_ERR_TEST_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_PROTOCOL_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_INTEGRITY_ERR_TEST_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_INTEGRITY_ERR_TEST_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_ASF_INTEGRITY_ERR_TEST_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_RESERVED_31_7_MASK (0xFFFFFF80U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_RESERVED_31_7_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_INT_TEST_RESERVED_31_7_MAX (0x01FFFFFFU)

/* ASF_FATAL_NONFATAL_SELECT */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_CORR_ERR_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_CORR_ERR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_CORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_UNCORR_ERR_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_UNCORR_ERR_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_SRAM_UNCORR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_DAP_ERR_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_DAP_ERR_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_DAP_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_CSR_ERR_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_CSR_ERR_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_CSR_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_TRANS_TO_ERR_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_TRANS_TO_ERR_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_TRANS_TO_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_PROTOCOL_ERR_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_PROTOCOL_ERR_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_PROTOCOL_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_INTEGRITY_ERR_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_INTEGRITY_ERR_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_ASF_INTEGRITY_ERR_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_RESERVED_31_7_MASK (0xFFFFFF80U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_RESERVED_31_7_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_FATAL_NONFATAL_SELECT_RESERVED_31_7_MAX (0x01FFFFFFU)

/* ASF_SRAM_CORR_FAULT_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_ADDR_MASK (0x00FFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_ADDR_MAX (0x00FFFFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_INST_MASK (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_INST_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_CORR_FAULT_STATUS_ASF_SRAM_CORR_FAULT_INST_MAX (0x000000FFU)

/* ASF_SRAM_UNCORR_FAULT_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_ADDR_MASK (0x00FFFFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_ADDR_MAX (0x00FFFFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_INST_MASK (0xFF000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_INST_SHIFT (0x00000018U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_UNCORR_FAULT_STATUS_ASF_SRAM_UNCORR_FAULT_INST_MAX (0x000000FFU)

/* ASF_SRAM_FAULT_STATS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_CORR_STATS_MASK (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_CORR_STATS_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_CORR_STATS_MAX (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_UNCORR_STATS_MASK (0xFFFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_UNCORR_STATS_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_SRAM_FAULT_STATS_ASF_SRAM_FAULT_UNCORR_STATS_MAX (0x0000FFFFU)

/* ASF_TRANS_TO_CTRL */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_CTRL_MASK (0x0000FFFFU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_CTRL_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_CTRL_MAX (0x0000FFFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_RESERVED_30_16_MASK (0x7FFF0000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_RESERVED_30_16_SHIFT (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_RESERVED_30_16_MAX (0x00007FFFU)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_EN_MASK (0x80000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_EN_SHIFT (0x0000001FU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_CTRL_ASF_TRANS_TO_EN_MAX (0x00000001U)

/* ASF_TRANS_TO_FAULT_MASK */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_0_MASK_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_0_MASK_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_0_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_1_MASK_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_1_MASK_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_1_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_2_MASK_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_2_MASK_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_2_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_3_MASK_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_3_MASK_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_ASF_TRANS_TO_FAULT_3_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_RESERVED_31_4_MASK (0xFFFFFFF0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_RESERVED_31_4_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_MASK_RESERVED_31_4_MAX (0x0FFFFFFFU)

/* ASF_TRANS_TO_FAULT_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_0_STATUS_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_0_STATUS_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_0_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_1_STATUS_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_1_STATUS_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_1_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_2_STATUS_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_2_STATUS_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_2_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_3_STATUS_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_3_STATUS_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_ASF_TRANS_TO_FAULT_3_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_RESERVED_31_4_MASK (0xFFFFFFF0U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_RESERVED_31_4_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_TRANS_TO_FAULT_STATUS_RESERVED_31_4_MAX (0x0FFFFFFFU)

/* ASF_PROTOCOL_FAULT_MASK */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M0_MASK_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M0_MASK_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M0_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M1_MASK_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M1_MASK_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M1_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M2_MASK_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M2_MASK_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_M2_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S0_MASK_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S0_MASK_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S0_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S1_MASK_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S1_MASK_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S1_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S2_MASK_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S2_MASK_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S2_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S3_MASK_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S3_MASK_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S3_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S4_MASK_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S4_MASK_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S4_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S5_MASK_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S5_MASK_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_S5_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_RESERVED_31_13_MASK (0xFFFFE000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_RESERVED_31_13_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_MASK_RESERVED_31_13_MAX (0x0007FFFFU)

/* ASF_PROTOCOL_FAULT_STATUS */

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M0_STATUS_MASK (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M0_STATUS_SHIFT (0x00000000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M0_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M1_STATUS_MASK (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M1_STATUS_SHIFT (0x00000001U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M1_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M2_STATUS_MASK (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M2_STATUS_SHIFT (0x00000002U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_M2_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_MASK (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_SHIFT (0x00000003U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_MASK (0x00000010U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_SHIFT (0x00000004U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S0_STATUS_MASK (0x00000020U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S0_STATUS_SHIFT (0x00000005U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S0_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S1_STATUS_MASK (0x00000040U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S1_STATUS_SHIFT (0x00000006U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S1_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S2_STATUS_MASK (0x00000080U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S2_STATUS_SHIFT (0x00000007U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S2_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S3_STATUS_MASK (0x00000100U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S3_STATUS_SHIFT (0x00000008U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S3_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S4_STATUS_MASK (0x00000200U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S4_STATUS_SHIFT (0x00000009U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S4_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S5_STATUS_MASK (0x00000400U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S5_STATUS_SHIFT (0x0000000AU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_S5_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_MASK (0x00000800U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_SHIFT (0x0000000BU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_MASK (0x00001000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_SHIFT (0x0000000CU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_MAX (0x00000001U)

#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_RESERVED_31_13_MASK (0xFFFFE000U)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_RESERVED_31_13_SHIFT (0x0000000DU)
#define CSL_MIPI_I3C_MST_MIPI_I3C_MST_REGS_CDNSI3C_ASF_REG_ASF_PROTOCOL_FAULT_STATUS_RESERVED_31_13_MAX (0x0007FFFFU)

#ifdef __cplusplus
}
#endif
#endif
