{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685162798887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685162798897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 21:46:38 2023 " "Processing started: Fri May 26 21:46:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685162798897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685162798897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685162798897 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685162799117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685162801011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685162801011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162801074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162801074 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685162802224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685162802224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685162802224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685162802224 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1685162802224 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685162802289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685162802301 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162802301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1685162802302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162842755 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685162842759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.057 " "Worst-case setup slack is 7.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.057               0.000 CLOCK_50  " "    7.057               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.936               0.000 altera_reserved_tck  " "    8.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.017               0.000 freq_divider:Gen_some_clk\|outclk  " "   12.017               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.297               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.297               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.381               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "   15.381               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.391               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "   16.391               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.835               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.835               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.651               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.651               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.225               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.225               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.808               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "   35.808               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.652               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.652               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162843125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.271               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "    0.296               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 freq_divider:Gen_some_clk\|outclk  " "    0.316               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 altera_reserved_tck  " "    0.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CLOCK_50  " "    0.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.607               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.620               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.669               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "    0.781               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "    1.788               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.043               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.043               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162843199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.413 " "Worst-case recovery slack is 4.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.413               0.000 speed_up_event_trigger  " "    4.413               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.195               0.000 speed_down_event_trigger  " "    5.195               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.004               0.000 CLOCK_50  " "    7.004               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.376               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.376               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.688               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.688               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.694               0.000 doublesync:key2_doublsync\|reg2  " "   14.694               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.723               0.000 altera_reserved_tck  " "   27.723               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162843222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.095               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    3.095               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.252               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.252               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.483               0.000 doublesync:key2_doublsync\|reg2  " "    3.483               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.325               0.000 CLOCK_50  " "   10.325               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.934               0.000 speed_down_event_trigger  " "   12.934               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.724               0.000 speed_up_event_trigger  " "   13.724               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162843242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.395 " "Worst-case minimum pulse width slack is 8.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.395               0.000 CLOCK_50  " "    8.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.134               0.000 altera_reserved_tck  " "   15.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.709               0.000 freq_divider:Gen_some_clk\|outclk  " "   18.709               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.311               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.311               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.317               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "   19.317               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.325               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "   19.325               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.325               0.000 speed_down_event_trigger  " "   19.325               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.359               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.359               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.370               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.370               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.383               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.383               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.405               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.405               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.406               0.000 speed_up_event_trigger  " "   19.406               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.417               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "   19.417               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.419               0.000 doublesync:key2_doublsync\|reg2  " "   19.419               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685162843250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685162843250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 58 synchronizer chains. " "Report Metastability: Found 58 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 58 " "Number of Synchronizer Chains Found: 58" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.960 ns " "Worst Case Available Settling Time: 24.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685162843347 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.057 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.057" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843380 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.057  " "Path #1: Setup slack is 7.057 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\] " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      3.750  R        clock network delay " "     3.750      3.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\] " "     3.750      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[3\]\|q " "     3.750      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.981      2.231 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[3\] " "     5.981      2.231 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.377      0.396 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3 " "     6.377      0.396 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      3.393  F        clock network delay " "    13.393      3.393  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.744      0.351           clock pessimism removed " "    13.744      0.351           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.434     -0.310           clock uncertainty " "    13.434     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.434      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3 " "    13.434      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.377 " "Data Arrival Time  :     6.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.434 " "Data Required Time :    13.434" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.057  " "Slack              :     7.057 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843380 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843380 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.936 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.936  " "Path #1: Setup slack is 8.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.570      2.570  R        clock network delay " "     2.570      2.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.570      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\] " "     2.570      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.570      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\|q " "     2.570      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      1.020 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa " "     3.590      1.020 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.064      0.474 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.064      0.474 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.383      1.319 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~1\|datab " "     5.383      1.319 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.853      0.470 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~1\|combout " "     5.853      0.470 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.172      1.319 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|dataf " "     7.172      1.319 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.073 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     7.245      0.073 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.724      0.479 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datac " "     7.724      0.479 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.164      0.440 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     8.164      0.440 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.811      0.647 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad " "     8.811      0.647 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.242      0.431 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     9.242      0.431 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.242      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     9.242      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.461      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     9.461      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.664      1.998  F        clock network delay " "    18.664      1.998  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.707      0.043           clock pessimism removed " "    18.707      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397     -0.310           clock uncertainty " "    18.397     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.397      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.461 " "Data Arrival Time  :     9.461" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.397 " "Data Required Time :    18.397" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.936  " "Slack              :     8.936 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.017 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.017" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.017  " "Path #1: Setup slack is 12.017 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tone_selector:tone_organ\|freq_divider:tone_gen\|outclk " "From Node    : tone_selector:tone_organ\|freq_divider:tone_gen\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\] " "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_some_clk\|outclk " "Latch Clock  : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.789      3.789  R        clock network delay " "    23.789      3.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.789      0.000     uTco  tone_selector:tone_organ\|freq_divider:tone_gen\|outclk " "    23.789      0.000     uTco  tone_selector:tone_organ\|freq_divider:tone_gen\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.789      0.000 FF  CELL  tone_organ\|tone_gen\|outclk\|q " "    23.789      0.000 FF  CELL  tone_organ\|tone_gen\|outclk\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.636      1.847 FF    IC  ScopeChannelASignal\|dataa " "    25.636      1.847 FF    IC  ScopeChannelASignal\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.098      0.462 FF  CELL  ScopeChannelASignal\|combout " "    26.098      0.462 FF  CELL  ScopeChannelASignal\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.315      2.217 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[57\]\|asdata " "    28.315      2.217 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[57\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.830      0.515 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\] " "    28.830      0.515 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.197      1.197  R        clock network delay " "    41.197      1.197  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.847     -0.350           clock uncertainty " "    40.847     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.847      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\] " "    40.847      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.830 " "Data Arrival Time  :    28.830" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.847 " "Data Required Time :    40.847" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.017  " "Slack              :    12.017 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.297 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.297  " "Path #1: Setup slack is 15.297 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.734      3.734  R        clock network delay " "    23.734      3.734  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.734      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\] " "    23.734      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.734      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[7\]\|q " "    23.734      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.948      1.214 FF    IC  interface_actual_audio_data_left\|outdata\[7\]\|asdata " "    24.948      1.214 FF    IC  interface_actual_audio_data_left\|outdata\[7\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.418      0.470 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "    25.418      0.470 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.065      1.065  R        clock network delay " "    41.065      1.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.715     -0.350           clock uncertainty " "    40.715     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.715      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "    40.715      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.418 " "Data Arrival Time  :    25.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.715 " "Data Required Time :    40.715" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.297  " "Slack              :    15.297 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.381 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.381  " "Path #1: Setup slack is 15.381 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[11\] " "From Node    : scope_sampling_clock_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[11\] " "To Node      : regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      3.756  R        clock network delay " "    23.756      3.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      0.000     uTco  scope_sampling_clock_count\[11\] " "    23.756      0.000     uTco  scope_sampling_clock_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      0.000 FF  CELL  scope_sampling_clock_count\[11\]\|q " "    23.756      0.000 FF  CELL  scope_sampling_clock_count\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.789      1.033 FF    IC  regd_actual_7seg_output\[11\]\|asdata " "    24.789      1.033 FF    IC  regd_actual_7seg_output\[11\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.300      0.511 FF  CELL  regd_actual_7seg_output\[11\] " "    25.300      0.511 FF  CELL  regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.031      1.031  R        clock network delay " "    41.031      1.031  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.681     -0.350           clock uncertainty " "    40.681     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.681      0.000     uTsu  regd_actual_7seg_output\[11\] " "    40.681      0.000     uTsu  regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.300 " "Data Arrival Time  :    25.300" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.681 " "Data Required Time :    40.681" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.381  " "Slack              :    15.381 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843429 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.391 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.391  " "Path #1: Setup slack is 16.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger (INVERTED) " "Launch Clock : speed_down_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.597      0.597 FF    IC  speed_down_event_trigger~0\|datad " "    20.597      0.597 FF    IC  speed_down_event_trigger~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.033      0.436 FF  CELL  speed_down_event_trigger~0\|combout " "    21.033      0.436 FF  CELL  speed_down_event_trigger~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.544      2.511 FF    IC  speed_down_event_trigger~feeder\|dataa " "    23.544      2.511 FF    IC  speed_down_event_trigger~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.997      0.453 FF  CELL  speed_down_event_trigger~feeder\|combout " "    23.997      0.453 FF  CELL  speed_down_event_trigger~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.997      0.000 FF    IC  speed_down_event_trigger\|d " "    23.997      0.000 FF    IC  speed_down_event_trigger\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.216      0.219 FF  CELL  speed_down_event_trigger " "    24.216      0.219 FF  CELL  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.987      0.987  R        clock network delay " "    40.987      0.987  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.607     -0.380           clock uncertainty " "    40.607     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.607      0.000     uTsu  speed_down_event_trigger " "    40.607      0.000     uTsu  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.216 " "Data Arrival Time  :    24.216" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.607 " "Data Required Time :    40.607" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.391  " "Slack              :    16.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.835 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.835" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.835  " "Path #1: Setup slack is 16.835 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.233      0.233 FF    IC  audio_control\|u4\|LRCK_1X~0\|datad " "    20.233      0.233 FF    IC  audio_control\|u4\|LRCK_1X~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.669      0.436 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    20.669      0.436 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.138      2.469 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa " "    23.138      2.469 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.591      0.453 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    23.591      0.453 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.591      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    23.591      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.810      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    23.810      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.025      1.025  R        clock network delay " "    41.025      1.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.645     -0.380           clock uncertainty " "    40.645     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.645      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    40.645      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.810 " "Data Arrival Time  :    23.810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.645 " "Data Required Time :    40.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.835  " "Slack              :    16.835 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.651 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.651" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.651  " "Path #1: Setup slack is 17.651 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.662      0.662 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "     0.662      0.662 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.164      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.164      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.710 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "     1.874      0.710 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.327      0.453 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.327      0.453 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.327      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.327      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.546      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.577      0.577  F        clock network delay " "    20.577      0.577  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197     -0.380           clock uncertainty " "    20.197     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.546 " "Data Arrival Time  :     2.546" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.197 " "Data Required Time :    20.197" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.651  " "Slack              :    17.651 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.225 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.225" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843443 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.225  " "Path #1: Setup slack is 35.225 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[1\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      1.163  R        clock network delay " "     1.163      1.163  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[1\] " "     1.163      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[1\]\|q " "     1.163      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.305      1.142 FF    IC  audio_control\|u3\|WideOr2~0\|dataa " "     2.305      1.142 FF    IC  audio_control\|u3\|WideOr2~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.458 FF  CELL  audio_control\|u3\|WideOr2~0\|combout " "     2.763      0.458 FF  CELL  audio_control\|u3\|WideOr2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.368      0.605 FF    IC  audio_control\|u3\|LUT_INDEX~0\|datac " "     3.368      0.605 FF    IC  audio_control\|u3\|LUT_INDEX~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.808      0.440 FF  CELL  audio_control\|u3\|LUT_INDEX~0\|combout " "     3.808      0.440 FF  CELL  audio_control\|u3\|LUT_INDEX~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      1.029 FF    IC  audio_control\|u3\|LUT_INDEX\[5\]\|asdata " "     4.837      1.029 FF    IC  audio_control\|u3\|LUT_INDEX\[5\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.350      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "     5.350      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.936      0.936  R        clock network delay " "    40.936      0.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.955      0.019           clock pessimism removed " "    40.955      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.575     -0.380           clock uncertainty " "    40.575     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.575      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "    40.575      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.350 " "Data Arrival Time  :     5.350" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.575 " "Data Required Time :    40.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.225  " "Slack              :    35.225 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.808 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.808" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\] " "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.808  " "Path #1: Setup slack is 35.808 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : led_flasher:de1_led_flasher\|outLED\[7\] " "From Node    : led_flasher:de1_led_flasher\|outLED\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : led_flasher:de1_led_flasher\|incr " "To Node      : led_flasher:de1_led_flasher\|incr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      1.350  R        clock network delay " "     1.350      1.350  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[7\] " "     1.350      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000 RR  CELL  de1_led_flasher\|outLED\[7\]\|q " "     1.350      0.000 RR  CELL  de1_led_flasher\|outLED\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.506      1.156 RR    IC  de1_led_flasher\|incr~0\|dataa " "     2.506      1.156 RR    IC  de1_led_flasher\|incr~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.479 RF  CELL  de1_led_flasher\|incr~0\|combout " "     2.985      0.479 RF  CELL  de1_led_flasher\|incr~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.474      1.489 FF    IC  de1_led_flasher\|incr\|asdata " "     4.474      1.489 FF    IC  de1_led_flasher\|incr\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.985      0.511 FF  CELL  led_flasher:de1_led_flasher\|incr " "     4.985      0.511 FF  CELL  led_flasher:de1_led_flasher\|incr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.078      1.078  R        clock network delay " "    41.078      1.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.173      0.095           clock pessimism removed " "    41.173      0.095           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.793     -0.380           clock uncertainty " "    40.793     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.793      0.000     uTsu  led_flasher:de1_led_flasher\|incr " "    40.793      0.000     uTsu  led_flasher:de1_led_flasher\|incr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.985 " "Data Arrival Time  :     4.985" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.793 " "Data Required Time :    40.793" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.808  " "Slack              :    35.808 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.652 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.652  " "Path #1: Setup slack is 36.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      1.400  F        clock network delay " "    21.400      1.400  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    21.400      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q " "    21.400      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.930      0.530 FF    IC  audio_control\|u5\|Add0~1\|datac " "    21.930      0.530 FF    IC  audio_control\|u5\|Add0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.344      0.414 FF  CELL  audio_control\|u5\|Add0~1\|combout " "    22.344      0.414 FF  CELL  audio_control\|u5\|Add0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.517      1.173 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata " "    23.517      1.173 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.030      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    24.030      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.991      0.991  F        clock network delay " "    60.991      0.991  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.062      0.071           clock pessimism removed " "    61.062      0.071           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.682     -0.380           clock uncertainty " "    60.682     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.682      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    60.682      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.030 " "Data Arrival Time  :    24.030" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.682 " "Data Required Time :    60.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.652  " "Slack              :    36.652 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.271 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.271  " "Path #1: Hold slack is 0.271 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.926      0.926  R        clock network delay " "     0.926      0.926  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.926      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\] " "     0.926      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.926      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[7\]\|q " "     0.926      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[7\]~DUPLICATE\|asdata " "     1.125      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[7\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.371      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE " "     1.371      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.167      1.167  R        clock network delay " "     1.167      1.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.100     -0.067           clock pessimism removed " "     1.100     -0.067           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.100      0.000           clock uncertainty " "     1.100      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.100      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE " "     1.100      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[7\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.371 " "Data Arrival Time  :     1.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.100 " "Data Required Time :     1.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.271  " "Slack              :     0.271 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.296  " "Path #1: Hold slack is 0.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[15\] " "From Node    : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[15\] " "To Node      : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : freq_divider:Gen_1KHZ_clk\|outclk " "Launch Clock : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.940      0.940  R        clock network delay " "     0.940      0.940  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.940      0.000     uTco  updown_counter\[15\] " "     0.940      0.000     uTco  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.940      0.000 FF  CELL  updown_counter\[15\]\|q " "     0.940      0.000 FF  CELL  updown_counter\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      0.200 FF    IC  Add0~53\|datac " "     1.140      0.200 FF    IC  Add0~53\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.201 FR  CELL  Add0~53\|sumout " "     1.341      0.201 FR  CELL  Add0~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.000 RR    IC  updown_counter\[15\]\|d " "     1.341      0.000 RR    IC  updown_counter\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.406      0.065 RR  CELL  updown_counter\[15\] " "     1.406      0.065 RR  CELL  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      1.180  R        clock network delay " "     1.180      1.180  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.110     -0.070           clock pessimism removed " "     1.110     -0.070           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.110      0.000           clock uncertainty " "     1.110      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.110      0.000      uTh  updown_counter\[15\] " "     1.110      0.000      uTh  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.406 " "Data Arrival Time  :     1.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.110 " "Data Required Time :     1.110" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.296  " "Slack              :     0.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.316 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.316" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.316  " "Path #1: Hold slack is 0.316 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[197\] " "From Node    : sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[197\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : freq_divider:Gen_some_clk\|outclk " "Launch Clock : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_some_clk\|outclk " "Latch Clock  : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      1.809  R        clock network delay " "     1.809      1.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.000     uTco  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[197\] " "     1.809      0.000     uTco  sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[197\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.000 FF  CELL  auto_signaltap_0\|acq_data_in_reg\[197\]\|q " "     1.809      0.000 FF  CELL  auto_signaltap_0\|acq_data_in_reg\[197\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      0.207 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\]\|asdata " "     2.016      0.207 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.296      0.280 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\] " "     2.296      0.280 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.174      2.174  R        clock network delay " "     2.174      2.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980     -0.194           clock pessimism removed " "     1.980     -0.194           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.000           clock uncertainty " "     1.980      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\] " "     1.980      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[197\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.296 " "Data Arrival Time  :     2.296" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.980 " "Data Required Time :     1.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.316  " "Slack              :     0.316 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.366 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.366" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.366  " "Path #1: Hold slack is 0.366 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[591\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[591\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      2.483  R        clock network delay " "     2.483      2.483  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[591\] " "     2.483      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[591\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[591\]\|q " "     2.483      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[591\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.576      1.093 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]~feeder\|dataf " "     3.576      1.093 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.049 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]~feeder\|combout " "     3.625      0.049 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]\|d " "     3.625      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[590\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\] " "     3.680      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      3.392  R        clock network delay " "     3.392      3.392  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314     -0.078           clock pessimism removed " "     3.314     -0.078           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000           clock uncertainty " "     3.314      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\] " "     3.314      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[590\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.680 " "Data Arrival Time  :     3.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.314 " "Data Required Time :     3.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.366  " "Slack              :     0.366 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843488 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843488 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843520 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.373  " "Path #1: Hold slack is 0.373 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\] " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      3.298  R        clock network delay " "     3.298      3.298  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\] " "     3.298      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr\[1\]\|q " "     3.298      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr~1\|datae " "     3.298      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.391 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr~1\|combout " "     3.689      0.391 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr\[1\]~DUPLICATE\|d " "     3.689      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|stack\|ptr\[1\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.058 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE " "     3.747      0.058 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      3.750  R        clock network delay " "     3.750      3.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.374     -0.376           clock pessimism removed " "     3.374     -0.376           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.374      0.000           clock uncertainty " "     3.374      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.374      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE " "     3.374      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\|ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.747 " "Data Arrival Time  :     3.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.374 " "Data Required Time :     3.374" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.373  " "Slack              :     0.373 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843521 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.607 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.607" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.607  " "Path #1: Hold slack is 0.607 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.961      0.961 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datae " "     0.961      0.961 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.107      0.146 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "     1.107      0.146 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.821 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|datac " "     1.928      0.821 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.209      0.281 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout " "     2.209      0.281 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.209      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d " "     2.209      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.266      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      1.279  R        clock network delay " "     1.279      1.279  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      0.380           clock uncertainty " "     1.659      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.659      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.266 " "Data Arrival Time  :     2.266" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.659 " "Data Required Time :     1.659" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.607  " "Slack              :     0.607 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.620 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.620" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843525 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843525 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.620  " "Path #1: Hold slack is 0.620 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.612      0.612 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "    20.612      0.612 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.987      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    20.987      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.501      0.514 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "    21.501      0.514 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.880      0.379 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.880      0.379 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.880      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.880      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.937      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.937      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.937      0.937  F        clock network delay " "    20.937      0.937  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.317      0.380           clock uncertainty " "    21.317      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.317      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.317      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.937 " "Data Arrival Time  :    21.937" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.317 " "Data Required Time :    21.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.620  " "Slack              :     0.620 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.669 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.669" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.669  " "Path #1: Hold slack is 0.669 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.990      0.990  F        clock network delay " "    20.990      0.990  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.990      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.990      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.990      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.990      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.199      0.209 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa " "    21.199      0.209 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.572      0.373 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    21.572      0.373 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.748      0.176 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    21.748      0.176 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.996      0.248 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.996      0.248 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.398      1.398  F        clock network delay " "    21.398      1.398  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.327     -0.071           clock pessimism removed " "    21.327     -0.071           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.327      0.000           clock uncertainty " "    21.327      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.327      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.327      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.996 " "Data Arrival Time  :    21.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.327 " "Data Required Time :    21.327" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.669  " "Slack              :     0.669 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.781 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\] " "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843530 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.781  " "Path #1: Hold slack is 0.781 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : led_flasher:de1_led_flasher\|outLED\[0\]~DUPLICATE " "From Node    : led_flasher:de1_led_flasher\|outLED\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : led_flasher:de1_led_flasher\|outLED\[1\] " "To Node      : led_flasher:de1_led_flasher\|outLED\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068      1.068  R        clock network delay " "     1.068      1.068  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[0\]~DUPLICATE " "     1.068      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068      0.000 RR  CELL  de1_led_flasher\|outLED\[0\]~DUPLICATE\|q " "     1.068      0.000 RR  CELL  de1_led_flasher\|outLED\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      0.531 RR    IC  de1_led_flasher\|outLED~1\|datab " "     1.599      0.531 RR    IC  de1_led_flasher\|outLED~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.385 RR  CELL  de1_led_flasher\|outLED~1\|combout " "     1.984      0.385 RR  CELL  de1_led_flasher\|outLED~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.000 RR    IC  de1_led_flasher\|outLED\[1\]\|d " "     1.984      0.000 RR    IC  de1_led_flasher\|outLED\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      0.055 RR  CELL  led_flasher:de1_led_flasher\|outLED\[1\] " "     2.039      0.055 RR  CELL  led_flasher:de1_led_flasher\|outLED\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      1.353  R        clock network delay " "     1.353      1.353  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258     -0.095           clock pessimism removed " "     1.258     -0.095           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000           clock uncertainty " "     1.258      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000      uTh  led_flasher:de1_led_flasher\|outLED\[1\] " "     1.258      0.000      uTh  led_flasher:de1_led_flasher\|outLED\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.039 " "Data Arrival Time  :     2.039" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.258 " "Data Required Time :     1.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.781  " "Slack              :     0.781 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.788 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.788" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.788  " "Path #1: Hold slack is 1.788 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      3.312  R        clock network delay " "     3.312      3.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000     uTco  scope_sampling_clock_count\[0\] " "     3.312      0.000     uTco  scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.239 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf " "     3.551      0.239 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout " "     3.596      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d " "     3.596      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.057 FF  CELL  regd_actual_7seg_output\[0\] " "     3.653      0.057 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      1.515  R        clock network delay " "     1.515      1.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.350           clock uncertainty " "     1.865      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.000      uTh  regd_actual_7seg_output\[0\] " "     1.865      0.000      uTh  regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.653 " "Data Arrival Time  :     3.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.865 " "Data Required Time :     1.865" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.788  " "Slack              :     1.788 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843533 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.043 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.043" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843534 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.043  " "Path #1: Hold slack is 2.043 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[1\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      3.285  R        clock network delay " "     3.285      3.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[1\] " "     3.285      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[1\]\|q " "     3.285      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.620      0.335 FF    IC  interface_actual_audio_data_left\|outdata\[1\]~feeder\|dataf " "     3.620      0.335 FF    IC  interface_actual_audio_data_left\|outdata\[1\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.664      0.044 FF  CELL  interface_actual_audio_data_left\|outdata\[1\]~feeder\|combout " "     3.664      0.044 FF  CELL  interface_actual_audio_data_left\|outdata\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.664      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[1\]\|d " "     3.664      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\] " "     3.721      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.328      1.328  R        clock network delay " "     1.328      1.328  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      0.350           clock uncertainty " "     1.678      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\] " "     1.678      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.721 " "Data Arrival Time  :     3.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.678 " "Data Required Time :     1.678" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.043  " "Slack              :     2.043 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.413 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.413" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.413  " "Path #1: Recovery slack is 4.413 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      4.004  F        clock network delay " "    34.004      4.004  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.004      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.004      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.235      0.231 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datac " "    34.235      0.231 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.649      0.414 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.649      0.414 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.455      0.806 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    35.455      0.806 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.923      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.923      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.686      0.686  R        clock network delay " "    40.686      0.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.336     -0.350           clock uncertainty " "    40.336     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.336      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.336      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.923 " "Data Arrival Time  :    35.923" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.336 " "Data Required Time :    40.336" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.413  " "Slack              :     4.413 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843537 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.195 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843539 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.195  " "Path #1: Recovery slack is 5.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      4.004  F        clock network delay " "    34.004      4.004  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.004      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.004      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.004      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.253      0.249 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|datac " "    34.253      0.249 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.607      0.354 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.607      0.354 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.131      0.524 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    35.131      0.524 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.624      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.624      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.169      1.169  R        clock network delay " "    41.169      1.169  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.819     -0.350           clock uncertainty " "    40.819     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.819      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.819      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.624 " "Data Arrival Time  :    35.624" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.819 " "Data Required Time :    40.819" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.195  " "Slack              :     5.195 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843539 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843539 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.004 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.004  " "Path #1: Recovery slack is 7.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974      3.974  F        clock network delay " "    13.974      3.974  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "    13.974      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q " "    13.974      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.559      1.585 FF    IC  speed_reg_control_inst\|speed_control_const\[3\]\|clrn " "    15.559      1.585 FF    IC  speed_reg_control_inst\|speed_control_const\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.027      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "    16.027      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.301      3.301  R        clock network delay " "    23.301      3.301  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.341      0.040           clock pessimism removed " "    23.341      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.031     -0.310           clock uncertainty " "    23.031     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.031      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "    23.031      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.027 " "Data Arrival Time  :    16.027" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.031 " "Data Required Time :    23.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.004  " "Slack              :     7.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.376 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.376  " "Path #1: Recovery slack is 14.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.780      3.780  R        clock network delay " "    23.780      3.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.780      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.780      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.780      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.780      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.815      2.035 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[7\]\|clrn " "    25.815      2.035 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[7\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.298      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\] " "    26.298      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.024      1.024  R        clock network delay " "    41.024      1.024  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.674     -0.350           clock uncertainty " "    40.674     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.674      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\] " "    40.674      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.298 " "Data Arrival Time  :    26.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.674 " "Data Required Time :    40.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.376  " "Slack              :    14.376 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.688 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.688" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.688  " "Path #1: Recovery slack is 14.688 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      3.780  R        clock network delay " "     3.780      3.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.780      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.780      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.474      1.694 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn " "     5.474      1.694 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.951      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "     5.951      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.989      0.989  F        clock network delay " "    20.989      0.989  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.639     -0.350           clock uncertainty " "    20.639     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.639      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    20.639      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.951 " "Data Arrival Time  :     5.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.639 " "Data Required Time :    20.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.688  " "Slack              :    14.688 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.694 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.694" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.694  " "Path #1: Recovery slack is 14.694 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      3.775  R        clock network delay " "    23.775      3.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.775      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.775      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.209      1.434 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.209      1.434 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.677      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    25.677      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.721      0.721  R        clock network delay " "    40.721      0.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.371     -0.350           clock uncertainty " "    40.371     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.371      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.371      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.677 " "Data Arrival Time  :    25.677" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.371 " "Data Required Time :    40.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.694  " "Slack              :    14.694 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 27.723 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 27.723" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 27.723  " "Path #1: Recovery slack is 27.723 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.901      2.901  R        clock network delay " "     2.901      2.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.901      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.901      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.901      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.901      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.423      4.522 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[234\]\|clrn " "     7.423      4.522 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[234\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.891      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\] " "     7.891      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.848      2.515  R        clock network delay " "    35.848      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.924      0.076           clock pessimism removed " "    35.924      0.076           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.614     -0.310           clock uncertainty " "    35.614     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.614      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\] " "    35.614      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[234\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.891 " "Data Arrival Time  :     7.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.614 " "Data Required Time :    35.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.723  " "Slack              :    27.723 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.911 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.911" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.911  " "Path #1: Removal slack is 0.911 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      2.547  R        clock network delay " "     2.547      2.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.547      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.547      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.943      1.396 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[756\]\|clrn " "     3.943      1.396 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[756\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.374      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\] " "     4.374      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      3.539  R        clock network delay " "     3.539      3.539  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463     -0.076           clock pessimism removed " "     3.463     -0.076           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      0.000           clock uncertainty " "     3.463      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\] " "     3.463      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[756\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.374 " "Data Arrival Time  :     4.374" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.463 " "Data Required Time :     3.463" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.911  " "Slack              :     0.911 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.095 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.095  " "Path #1: Removal slack is 3.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      3.323  R        clock network delay " "     3.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.323      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.323      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.261      0.938 RR    IC  audio_control\|u4\|BCK_DIV\[0\]\|clrn " "     4.261      0.938 RR    IC  audio_control\|u4\|BCK_DIV\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "     4.724      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      1.279  R        clock network delay " "     1.279      1.279  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.350           clock uncertainty " "     1.629      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\] " "     1.629      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.724 " "Data Arrival Time  :     4.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.629 " "Data Required Time :     1.629" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.095  " "Slack              :     3.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843590 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.252 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.252  " "Path #1: Removal slack is 3.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      3.323  R        clock network delay " "    23.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.323      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.323      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.539      1.216 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn " "    24.539      1.216 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.002      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    25.002      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.400      1.400  F        clock network delay " "    21.400      1.400  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.750      0.350           clock uncertainty " "    21.750      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.750      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    21.750      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.002 " "Data Arrival Time  :    25.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.750 " "Data Required Time :    21.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.252  " "Slack              :     3.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.483 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.483  " "Path #1: Removal slack is 3.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      3.321  R        clock network delay " "     3.321      3.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.321      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.321      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      1.010 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.331      1.010 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.762      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     4.762      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.929      0.929  R        clock network delay " "     0.929      0.929  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      0.350           clock uncertainty " "     1.279      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.279      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.762 " "Data Arrival Time  :     4.762" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.279 " "Data Required Time :     1.279" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.483  " "Slack              :     3.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.325 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843598 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843598 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.325  " "Path #1: Removal slack is 10.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      3.391  F        clock network delay " "    13.391      3.391  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.391      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.592      0.201 FF    IC  make_speedup_pulse\|sync1\|clrn " "    13.592      0.201 FF    IC  make_speedup_pulse\|sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.016      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    14.016      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      3.806  R        clock network delay " "     3.806      3.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421     -0.385           clock pessimism removed " "     3.421     -0.385           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.270           clock uncertainty " "     3.691      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.016 " "Data Arrival Time  :    14.016" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.691 " "Data Required Time :     3.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.325  " "Slack              :    10.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.934 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.934" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.934  " "Path #1: Removal slack is 12.934 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      3.391  F        clock network delay " "    13.391      3.391  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.391      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.580      0.189 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|datac " "    13.580      0.189 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.873      0.293 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    13.873      0.293 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.321      0.448 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    14.321      0.448 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.733      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      1.449  R        clock network delay " "     1.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.799      0.350           clock uncertainty " "     1.799      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.799      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.799      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.733 " "Data Arrival Time  :    14.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.799 " "Data Required Time :     1.799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.934  " "Slack              :    12.934 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.724 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.724" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.724  " "Path #1: Removal slack is 13.724 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      3.391  F        clock network delay " "    13.391      3.391  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.391      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.391      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.630      0.239 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datac " "    13.630      0.239 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.914      0.284 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.914      0.284 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.530      0.616 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    14.530      0.616 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.961      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.961      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.887      0.887  R        clock network delay " "     0.887      0.887  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.350           clock uncertainty " "     1.237      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.237      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.961 " "Data Arrival Time  :    14.961" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.237 " "Data Required Time :     1.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.724  " "Slack              :    13.724 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685162843605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685162843605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685162844886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685162844889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685162845108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 21:47:25 2023 " "Processing ended: Fri May 26 21:47:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685162845108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685162845108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685162845108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685162845108 ""}
