INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:34:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 buffer69/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer47/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.818ns (14.281%)  route 4.910ns (85.719%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2454, unset)         0.508     0.508    buffer69/fifo/clk
                         FDRE                                         r  buffer69/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer69/fifo/Empty_reg/Q
                         net (fo=11, unplaced)        0.547     1.281    buffer69/fifo/Empty_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.400 f  buffer69/fifo/fullReg_i_7__2/O
                         net (fo=6, unplaced)         0.737     2.137    buffer78/fifo/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.180 r  buffer78/fifo/transmitValue_i_10__2/O
                         net (fo=3, unplaced)         0.262     2.442    control_merge0/tehb/control/transmitValue_i_7__6
                         LUT5 (Prop_lut5_I2_O)        0.043     2.485 r  control_merge0/tehb/control/transmitValue_i_7__8/O
                         net (fo=1, unplaced)         0.377     2.862    control_merge0/tehb/control/buffer8_outs_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     2.905 r  control_merge0/tehb/control/transmitValue_i_4__12/O
                         net (fo=3, unplaced)         0.262     3.167    buffer76/fifo/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  buffer76/fifo/transmitValue_i_2__8/O
                         net (fo=3, unplaced)         0.723     3.933    fork30/control/generateBlocks[6].regblock/transmitValue_reg_2[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.976 f  fork30/control/generateBlocks[6].regblock/transmitValue_i_4__11/O
                         net (fo=2, unplaced)         0.233     4.209    buffer61/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I4_O)        0.043     4.252 f  buffer61/control/transmitValue_i_2__4/O
                         net (fo=2, unplaced)         0.233     4.485    buffer61/control/fork27/control/blockStopArray[1]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.528 r  buffer61/control/transmitValue_i_2__99/O
                         net (fo=13, unplaced)        0.294     4.822    buffer61/control/outputValid_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     4.865 r  buffer61/control/transmitValue_i_3__20/O
                         net (fo=3, unplaced)         0.395     5.260    fork25/control/generateBlocks[1].regblock/Memory_reg[0][1]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.303 f  fork25/control/generateBlocks[1].regblock/Memory[0][5]_i_2/O
                         net (fo=8, unplaced)         0.282     5.585    buffer59/fifo/anyBlockStop
                         LUT5 (Prop_lut5_I2_O)        0.043     5.628 r  buffer59/fifo/fullReg_i_2__15/O
                         net (fo=10, unplaced)        0.287     5.915    fork12/control/generateBlocks[1].regblock/outs_reg[5]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     5.958 r  fork12/control/generateBlocks[1].regblock/outs[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     6.236    buffer47/E[0]
                         FDRE                                         r  buffer47/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2454, unset)         0.483    10.683    buffer47/clk
                         FDRE                                         r  buffer47/outs_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.455    buffer47/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  4.219    




