{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542903148214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542903148226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 00:12:28 2018 " "Processing started: Fri Nov 23 00:12:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542903148226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542903148226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSReceiver -c DSReceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSReceiver -c DSReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542903148226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542903148939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file dsreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSReceiver " "Found entity 1: DSReceiver" {  } { { "DSReceiver.v" "" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903158440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyPLL " "Found entity 1: MyPLL" {  } { { "MyPLL/MyPLL.v" "" { Text "E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903158442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9253driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9253driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9253Driver " "Found entity 1: AD9253Driver" {  } { { "AD9253Driver.v" "" { Text "E:/Project/DSReceiver/FPGA/AD9253Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903158444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSReceiver " "Elaborating entity \"DSReceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542903158514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyPLL MyPLL:MyPLL_inst " "Elaborating entity \"MyPLL\" for hierarchy \"MyPLL:MyPLL_inst\"" {  } { { "DSReceiver.v" "MyPLL_inst" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MyPLL:MyPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MyPLL:MyPLL_inst\|altpll:altpll_component\"" {  } { { "MyPLL/MyPLL.v" "altpll_component" { Text "E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyPLL:MyPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MyPLL:MyPLL_inst\|altpll:altpll_component\"" {  } { { "MyPLL/MyPLL.v" "" { Text "E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542903158688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyPLL:MyPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MyPLL:MyPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 32 " "Parameter \"clk0_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MyPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MyPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158705 ""}  } { { "MyPLL/MyPLL.v" "" { Text "E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542903158705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyPLL_altpll " "Found entity 1: MyPLL_altpll" {  } { { "db/mypll_altpll.v" "" { Text "E:/Project/DSReceiver/FPGA/db/mypll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903158759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyPLL_altpll MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated " "Elaborating entity \"MyPLL_altpll\" for hierarchy \"MyPLL:MyPLL_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ad5624.v 1 1 " "Using design file ad5624.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AD5624 " "Found entity 1: AD5624" {  } { { "ad5624.v" "" { Text "E:/Project/DSReceiver/FPGA/ad5624.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542903158784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5624 AD5624:AD5624_inst " "Elaborating entity \"AD5624\" for hierarchy \"AD5624:AD5624_inst\"" {  } { { "DSReceiver.v" "AD5624_inst" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9253Driver AD9253Driver:AD9253Driver_inst " "Elaborating entity \"AD9253Driver\" for hierarchy \"AD9253Driver:AD9253Driver_inst\"" {  } { { "DSReceiver.v" "AD9253Driver_inst" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adcfifo14x8.v 1 1 " "Using design file adcfifo14x8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADCFIFO14X8 " "Found entity 1: ADCFIFO14X8" {  } { { "adcfifo14x8.v" "" { Text "E:/Project/DSReceiver/FPGA/adcfifo14x8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903158831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542903158831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCFIFO14X8 ADCFIFO14X8:ADCFIFO14X8_inst_ch0 " "Elaborating entity \"ADCFIFO14X8\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\"" {  } { { "DSReceiver.v" "ADCFIFO14X8_inst_ch0" { Text "E:/Project/DSReceiver/FPGA/DSReceiver.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\"" {  } { { "adcfifo14x8.v" "dcfifo_component" { Text "E:/Project/DSReceiver/FPGA/adcfifo14x8.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\"" {  } { { "adcfifo14x8.v" "" { Text "E:/Project/DSReceiver/FPGA/adcfifo14x8.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542903158952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component " "Instantiated megafunction \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903158955 ""}  } { { "adcfifo14x8.v" "" { Text "E:/Project/DSReceiver/FPGA/adcfifo14x8.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542903158955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_i5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_i5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_i5f1 " "Found entity 1: dcfifo_i5f1" {  } { { "db/dcfifo_i5f1.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_i5f1 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated " "Elaborating entity \"dcfifo_i5f1\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kkb " "Found entity 1: a_gray2bin_kkb" {  } { { "db/a_gray2bin_kkb.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/a_gray2bin_kkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kkb ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_gray2bin_kkb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kkb\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_gray2bin_kkb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_i5f1.tdf" "wrptr_g_gray2bin" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hr6 " "Found entity 1: a_graycounter_hr6" {  } { { "db/a_graycounter_hr6.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/a_graycounter_hr6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hr6 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_graycounter_hr6:rdptr_g1p " "Elaborating entity \"a_graycounter_hr6\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_graycounter_hr6:rdptr_g1p\"" {  } { { "db/dcfifo_i5f1.tdf" "rdptr_g1p" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d9c " "Found entity 1: a_graycounter_d9c" {  } { { "db/a_graycounter_d9c.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/a_graycounter_d9c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d9c ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_graycounter_d9c:wrptr_g1p " "Elaborating entity \"a_graycounter_d9c\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|a_graycounter_d9c:wrptr_g1p\"" {  } { { "db/dcfifo_i5f1.tdf" "wrptr_g1p" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m311 " "Found entity 1: altsyncram_m311" {  } { { "db/altsyncram_m311.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/altsyncram_m311.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m311 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|altsyncram_m311:fifo_ram " "Elaborating entity \"altsyncram_m311\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|altsyncram_m311:fifo_ram\"" {  } { { "db/dcfifo_i5f1.tdf" "fifo_ram" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_v5d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_v5d " "Found entity 1: alt_synch_pipe_v5d" {  } { { "db/alt_synch_pipe_v5d.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_v5d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_v5d ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_v5d\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\"" {  } { { "db/dcfifo_i5f1.tdf" "rs_dgwp" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_v5d.tdf" "dffpipe12" { Text "E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_v5d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|dffpipe_tu8:ws_brp " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|dffpipe_tu8:ws_brp\"" {  } { { "db/dcfifo_i5f1.tdf" "ws_brp" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_06d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_06d " "Found entity 1: alt_synch_pipe_06d" {  } { { "db/alt_synch_pipe_06d.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_06d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_06d ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_06d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_06d\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\"" {  } { { "db/dcfifo_i5f1.tdf" "ws_dgrp" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe16 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe16\"" {  } { { "db/alt_synch_pipe_06d.tdf" "dffpipe16" { Text "E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_06d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5a6 " "Found entity 1: cmpr_5a6" {  } { { "db/cmpr_5a6.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cmpr_5a6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903159351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903159351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5a6 ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|cmpr_5a6:rdempty_eq_comp " "Elaborating entity \"cmpr_5a6\" for hierarchy \"ADCFIFO14X8:ADCFIFO14X8_inst_ch0\|dcfifo:dcfifo_component\|dcfifo_i5f1:auto_generated\|cmpr_5a6:rdempty_eq_comp\"" {  } { { "db/dcfifo_i5f1.tdf" "rdempty_eq_comp" { Text "E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542903159352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e524 " "Found entity 1: altsyncram_e524" {  } { { "db/altsyncram_e524.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/altsyncram_e524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903161399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903161399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o0d " "Found entity 1: mux_o0d" {  } { { "db/mux_o0d.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/mux_o0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903161687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903161687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903161779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903161779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vli.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vli.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vli " "Found entity 1: cntr_vli" {  } { { "db/cntr_vli.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cntr_vli.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903161904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903161904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_okc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_okc " "Found entity 1: cmpr_okc" {  } { { "db/cmpr_okc.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cmpr_okc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903161956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903161956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_faj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_faj " "Found entity 1: cntr_faj" {  } { { "db/cntr_faj.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cntr_faj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903162029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903162029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fki " "Found entity 1: cntr_fki" {  } { { "db/cntr_fki.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cntr_fki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903162130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903162130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903162181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903162181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903162255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903162255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "E:/Project/DSReceiver/FPGA/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903162308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903162308 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542903162522 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1542903162580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903168376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903168513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903169294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903169320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903169363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903169369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1542903169370 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1542903170085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6bdeecbe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6bdeecbe/alt_sld_fab.v" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903170239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903170240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903170253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170287 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903170287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv" "" { Text "E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542903170302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542903170302 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1542903170674 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "AD9253Driver:AD9253Driver_inst " "Partition \"AD9253Driver:AD9253Driver_inst\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1542903170674 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1542903170674 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1542903170674 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "AD5624:AD5624_inst " "Partition \"AD5624:AD5624_inst\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1542903170674 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1542903170674 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1542903170674 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 3 " "Using 4 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1542903171808 ""}
