// Seed: 2516121991
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7
);
  always_latch {!1} = 1 & 1;
  id_9(
      -1, id_2
  );
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3
);
  assign id_0 = -1 | "";
  tri1 id_5;
  assign id_5 = id_3;
  integer id_7, id_8;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_1 = 0;
  assign id_6 = 1;
  wire id_9;
endmodule
