// Seed: 2605109398
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
    , id_12,
    output tri1 id_3
    , id_13,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri0 id_10
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wire  id_5,
    output uwire id_6,
    input  wire  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    output tri1  id_10,
    output wand  id_11,
    input  tri0  id_12,
    output wire  id_13,
    input  wand  id_14,
    input  wire  id_15,
    input  tri   id_16,
    input  tri0  id_17,
    input  tri1  id_18,
    input  tri0  id_19,
    input  uwire id_20,
    input  wire  id_21,
    input  uwire id_22,
    input  uwire id_23
    , id_27,
    output wor   id_24,
    input  tri0  id_25
);
  assign id_11 = 1;
  wire id_28;
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_10,
      id_6,
      id_14,
      id_23,
      id_3,
      id_17,
      id_22,
      id_3,
      id_2
  );
  wor  id_30;
  wire id_31;
  assign id_6 = 1;
  wire id_32;
  assign id_6 = 1;
  wire id_33;
  assign id_30 = 1;
endmodule
