# This is a Makefile for a project
# The Makefile contains rules for compiling, linking, and running the project

# Variables used in the Makefile
CC = gcc # Compiler used for the project
CFLAGS = -Wall -g # Flags passed to the compiler
LDFLAGS = -lm # Flags passed to the linker
SRC_DIR = src # Directory containing source code
OBJ_DIR = obj # Directory to store object files

# Main rule to compile all source files
all: $(OBJ_DIR)/main.o $(OBJ_DIR)/helper.o
	$(CC) $(LDFLAGS) $^ -o main # Link object files to create executable

# Rule to compile main source file
$(OBJ_DIR)/main.o: $(SRC_DIR)/main.c
	$(CC) $(CFLAGS) -c $< -o $@ # Compile source file to create object file

# Rule to compile helper source file
$(OBJ_DIR)/helper.o: $(SRC_DIR)/helper.c
	$(CC) $(CFLAGS) -c $< -o $@ # Compile source file to create object file

# Clean rule to remove all object files and executable
clean:
	rm -rf $(OBJ_DIR)/*.o main