// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SRAMTemplate_53(	// ventus/src/L2cache/SRAMTemplate.scala:89:7
  input         clock,	// ventus/src/L2cache/SRAMTemplate.scala:89:7
                reset,	// ventus/src/L2cache/SRAMTemplate.scala:89:7
                io_r_req_valid,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  input  [5:0]  io_r_req_bits_setIdx,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  output [18:0] io_r_resp_data_0,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_1,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_2,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_3,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_4,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_5,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_6,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_7,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_8,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_9,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_10,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_11,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_12,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_13,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_14,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_r_resp_data_15,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  input         io_w_req_valid,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  input  [5:0]  io_w_req_bits_setIdx,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  input  [18:0] io_w_req_bits_data_0,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_1,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_2,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_3,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_4,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_5,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_6,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_7,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_8,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_9,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_10,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_11,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_12,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_13,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_14,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
                io_w_req_bits_data_15,	// ventus/src/L2cache/SRAMTemplate.scala:91:14
  input  [15:0] io_w_req_bits_waymask	// ventus/src/L2cache/SRAMTemplate.scala:91:14
);

  wire [18:0]  wdata_15;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_14;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_13;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_12;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_11;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_10;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_9;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_8;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_7;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_6;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_5;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_4;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_3;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_2;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_1;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [18:0]  wdata_0;	// ventus/src/L2cache/SRAMTemplate.scala:113:26
  wire [303:0] _array_R0_data;	// ventus/src/L2cache/SRAMTemplate.scala:97:26
  reg          _resetState;	// ventus/src/L2cache/SRAMTemplate.scala:101:30
  reg  [5:0]   _resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  assign wdata_0 = _resetState ? 19'h0 : io_w_req_bits_data_0;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_1 = _resetState ? 19'h0 : io_w_req_bits_data_1;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_2 = _resetState ? 19'h0 : io_w_req_bits_data_2;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_3 = _resetState ? 19'h0 : io_w_req_bits_data_3;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_4 = _resetState ? 19'h0 : io_w_req_bits_data_4;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_5 = _resetState ? 19'h0 : io_w_req_bits_data_5;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_6 = _resetState ? 19'h0 : io_w_req_bits_data_6;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_7 = _resetState ? 19'h0 : io_w_req_bits_data_7;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_8 = _resetState ? 19'h0 : io_w_req_bits_data_8;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_9 = _resetState ? 19'h0 : io_w_req_bits_data_9;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_10 = _resetState ? 19'h0 : io_w_req_bits_data_10;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_11 = _resetState ? 19'h0 : io_w_req_bits_data_11;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_12 = _resetState ? 19'h0 : io_w_req_bits_data_12;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_13 = _resetState ? 19'h0 : io_w_req_bits_data_13;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_14 = _resetState ? 19'h0 : io_w_req_bits_data_14;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  assign wdata_15 = _resetState ? 19'h0 : io_w_req_bits_data_15;	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :113:{26,51}
  reg  [18:0]  bypass_wdata_REG_0;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_1;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_2;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_3;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_4;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_5;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_6;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_7;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_8;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_9;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_10;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_11;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_12;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_13;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_14;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg  [18:0]  bypass_wdata_REG_15;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
  reg          bypass_mask_need_check;	// ventus/src/L2cache/SRAMTemplate.scala:122:29
  reg  [5:0]   bypass_mask_waddr_reg;	// ventus/src/L2cache/SRAMTemplate.scala:123:28
  reg  [5:0]   bypass_mask_raddr_reg;	// ventus/src/L2cache/SRAMTemplate.scala:124:28
  reg  [15:0]  bypass_mask_bypass_REG;	// ventus/src/L2cache/SRAMTemplate.scala:126:76
  wire [15:0]  bypass_mask =
    {16{bypass_mask_need_check & bypass_mask_waddr_reg == bypass_mask_raddr_reg}}
    & bypass_mask_bypass_REG;	// ventus/src/L2cache/SRAMTemplate.scala:122:29, :123:28, :124:28, :126:{22,39,52,67,76}
  wire [18:0]  mem_rdata_0 = bypass_mask[0] ? bypass_wdata_REG_0 : _array_R0_data[18:0];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_1 = bypass_mask[1] ? bypass_wdata_REG_1 : _array_R0_data[37:19];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_2 = bypass_mask[2] ? bypass_wdata_REG_2 : _array_R0_data[56:38];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_3 = bypass_mask[3] ? bypass_wdata_REG_3 : _array_R0_data[75:57];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_4 = bypass_mask[4] ? bypass_wdata_REG_4 : _array_R0_data[94:76];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_5 = bypass_mask[5] ? bypass_wdata_REG_5 : _array_R0_data[113:95];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_6 =
    bypass_mask[6] ? bypass_wdata_REG_6 : _array_R0_data[132:114];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_7 =
    bypass_mask[7] ? bypass_wdata_REG_7 : _array_R0_data[151:133];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_8 =
    bypass_mask[8] ? bypass_wdata_REG_8 : _array_R0_data[170:152];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_9 =
    bypass_mask[9] ? bypass_wdata_REG_9 : _array_R0_data[189:171];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_10 =
    bypass_mask[10] ? bypass_wdata_REG_10 : _array_R0_data[208:190];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_11 =
    bypass_mask[11] ? bypass_wdata_REG_11 : _array_R0_data[227:209];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_12 =
    bypass_mask[12] ? bypass_wdata_REG_12 : _array_R0_data[246:228];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_13 =
    bypass_mask[13] ? bypass_wdata_REG_13 : _array_R0_data[265:247];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_14 =
    bypass_mask[14] ? bypass_wdata_REG_14 : _array_R0_data[284:266];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  wire [18:0]  mem_rdata_15 =
    bypass_mask[15] ? bypass_wdata_REG_15 : _array_R0_data[303:285];	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :126:67, :129:54, :134:30, :135:30
  reg          rdata_REG;	// ventus/src/L2cache/SRAMTemplate.scala:140:59
  reg  [18:0]  rdata_r_0;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_1;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_2;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_3;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_4;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_5;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_6;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_7;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_8;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_9;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_10;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_11;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_12;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_13;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_14;	// ventus/src/L2cache/Hold.scala:17:65
  reg  [18:0]  rdata_r_15;	// ventus/src/L2cache/Hold.scala:17:65
  always @(posedge clock) begin	// ventus/src/L2cache/SRAMTemplate.scala:89:7
    if (reset) begin	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      _resetState <= 1'h1;	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :101:30
      _resetSet <= 6'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      rdata_r_0 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_1 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_2 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_3 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_4 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_5 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_6 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_7 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_8 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_9 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_10 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_11 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_12 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_13 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_14 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
      rdata_r_15 <= 19'h0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:113:51
    end
    else begin	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, ventus/src/L2cache/SRAMTemplate.scala:101:30, :103:{24,38}
      if (_resetState)	// ventus/src/L2cache/SRAMTemplate.scala:101:30
        _resetSet <= _resetSet + 6'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (rdata_REG) begin	// ventus/src/L2cache/SRAMTemplate.scala:140:59
        rdata_r_0 <= mem_rdata_0;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_1 <= mem_rdata_1;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_2 <= mem_rdata_2;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_3 <= mem_rdata_3;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_4 <= mem_rdata_4;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_5 <= mem_rdata_5;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_6 <= mem_rdata_6;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_7 <= mem_rdata_7;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_8 <= mem_rdata_8;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_9 <= mem_rdata_9;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_10 <= mem_rdata_10;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_11 <= mem_rdata_11;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_12 <= mem_rdata_12;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_13 <= mem_rdata_13;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_14 <= mem_rdata_14;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
        rdata_r_15 <= mem_rdata_15;	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:135:30
      end
    end
    bypass_wdata_REG_0 <= io_w_req_bits_data_0;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_1 <= io_w_req_bits_data_1;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_2 <= io_w_req_bits_data_2;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_3 <= io_w_req_bits_data_3;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_4 <= io_w_req_bits_data_4;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_5 <= io_w_req_bits_data_5;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_6 <= io_w_req_bits_data_6;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_7 <= io_w_req_bits_data_7;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_8 <= io_w_req_bits_data_8;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_9 <= io_w_req_bits_data_9;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_10 <= io_w_req_bits_data_10;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_11 <= io_w_req_bits_data_11;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_12 <= io_w_req_bits_data_12;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_13 <= io_w_req_bits_data_13;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_14 <= io_w_req_bits_data_14;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_wdata_REG_15 <= io_w_req_bits_data_15;	// ventus/src/L2cache/SRAMTemplate.scala:129:54
    bypass_mask_need_check <= io_r_req_valid & io_w_req_valid;	// ventus/src/L2cache/SRAMTemplate.scala:122:{29,34}
    bypass_mask_waddr_reg <= io_w_req_bits_setIdx;	// ventus/src/L2cache/SRAMTemplate.scala:123:28
    bypass_mask_raddr_reg <= io_r_req_bits_setIdx;	// ventus/src/L2cache/SRAMTemplate.scala:124:28
    bypass_mask_bypass_REG <= io_w_req_bits_waymask;	// ventus/src/L2cache/SRAMTemplate.scala:126:76
    rdata_REG <= io_r_req_valid;	// ventus/src/L2cache/SRAMTemplate.scala:140:59
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L2cache/SRAMTemplate.scala:89:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/SRAMTemplate.scala:89:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      automatic logic [31:0] _RANDOM[0:20];	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L2cache/SRAMTemplate.scala:89:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L2cache/SRAMTemplate.scala:89:7
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/L2cache/SRAMTemplate.scala:89:7
        end	// ventus/src/L2cache/SRAMTemplate.scala:89:7
        _resetState = _RANDOM[5'h0][0];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :101:30
        _resetSet = _RANDOM[5'h0][6:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/L2cache/SRAMTemplate.scala:89:7, :101:30
        bypass_wdata_REG_0 = _RANDOM[5'h0][25:7];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :101:30, :129:54
        bypass_wdata_REG_1 = {_RANDOM[5'h0][31:26], _RANDOM[5'h1][12:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :101:30, :129:54
        bypass_wdata_REG_2 = _RANDOM[5'h1][31:13];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_3 = _RANDOM[5'h2][18:0];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_4 = {_RANDOM[5'h2][31:19], _RANDOM[5'h3][5:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_5 = _RANDOM[5'h3][24:6];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_6 = {_RANDOM[5'h3][31:25], _RANDOM[5'h4][11:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_7 = _RANDOM[5'h4][30:12];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_8 = {_RANDOM[5'h4][31], _RANDOM[5'h5][17:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_9 = {_RANDOM[5'h5][31:18], _RANDOM[5'h6][4:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_10 = _RANDOM[5'h6][23:5];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_11 = {_RANDOM[5'h6][31:24], _RANDOM[5'h7][10:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_12 = _RANDOM[5'h7][29:11];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_13 = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][16:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_14 = {_RANDOM[5'h8][31:17], _RANDOM[5'h9][3:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_wdata_REG_15 = _RANDOM[5'h9][22:4];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :129:54
        bypass_mask_need_check = _RANDOM[5'h9][23];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :122:29, :129:54
        bypass_mask_waddr_reg = _RANDOM[5'h9][29:24];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :123:28, :129:54
        bypass_mask_raddr_reg = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][3:0]};	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :124:28, :129:54
        bypass_mask_bypass_REG = _RANDOM[5'hA][19:4];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :124:28, :126:76
        rdata_REG = _RANDOM[5'hA][20];	// ventus/src/L2cache/SRAMTemplate.scala:89:7, :124:28, :140:59
        rdata_r_0 = {_RANDOM[5'hA][31:21], _RANDOM[5'hB][7:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7, :124:28
        rdata_r_1 = _RANDOM[5'hB][26:8];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_2 = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][13:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_3 = {_RANDOM[5'hC][31:14], _RANDOM[5'hD][0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_4 = _RANDOM[5'hD][19:1];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_5 = {_RANDOM[5'hD][31:20], _RANDOM[5'hE][6:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_6 = _RANDOM[5'hE][25:7];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_7 = {_RANDOM[5'hE][31:26], _RANDOM[5'hF][12:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_8 = _RANDOM[5'hF][31:13];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_9 = _RANDOM[5'h10][18:0];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_10 = {_RANDOM[5'h10][31:19], _RANDOM[5'h11][5:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_11 = _RANDOM[5'h11][24:6];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_12 = {_RANDOM[5'h11][31:25], _RANDOM[5'h12][11:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_13 = _RANDOM[5'h12][30:12];	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_14 = {_RANDOM[5'h12][31], _RANDOM[5'h13][17:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
        rdata_r_15 = {_RANDOM[5'h13][31:18], _RANDOM[5'h14][4:0]};	// ventus/src/L2cache/Hold.scala:17:65, ventus/src/L2cache/SRAMTemplate.scala:89:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/SRAMTemplate.scala:89:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/SRAMTemplate.scala:89:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  array_6 array (	// ventus/src/L2cache/SRAMTemplate.scala:97:26
    .R0_addr (io_r_req_bits_setIdx),
    .R0_en   (io_r_req_valid),
    .R0_clk  (clock),
    .R0_data (_array_R0_data),
    .W0_addr (_resetState ? _resetSet : io_w_req_bits_setIdx),	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/L2cache/SRAMTemplate.scala:101:30, :112:19
    .W0_en   (io_w_req_valid | _resetState),	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :109:52
    .W0_clk  (clock),
    .W0_data
      ({wdata_15,
        wdata_14,
        wdata_13,
        wdata_12,
        wdata_11,
        wdata_10,
        wdata_9,
        wdata_8,
        wdata_7,
        wdata_6,
        wdata_5,
        wdata_4,
        wdata_3,
        wdata_2,
        wdata_1,
        wdata_0}),	// ventus/src/L2cache/SRAMTemplate.scala:97:26, :113:26
    .W0_mask (_resetState ? 16'hFFFF : io_w_req_bits_waymask)	// ventus/src/L2cache/SRAMTemplate.scala:101:30, :114:{20,37}
  );
  assign io_r_resp_data_0 = rdata_REG ? mem_rdata_0 : rdata_r_0;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_1 = rdata_REG ? mem_rdata_1 : rdata_r_1;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_2 = rdata_REG ? mem_rdata_2 : rdata_r_2;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_3 = rdata_REG ? mem_rdata_3 : rdata_r_3;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_4 = rdata_REG ? mem_rdata_4 : rdata_r_4;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_5 = rdata_REG ? mem_rdata_5 : rdata_r_5;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_6 = rdata_REG ? mem_rdata_6 : rdata_r_6;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_7 = rdata_REG ? mem_rdata_7 : rdata_r_7;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_8 = rdata_REG ? mem_rdata_8 : rdata_r_8;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_9 = rdata_REG ? mem_rdata_9 : rdata_r_9;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_10 = rdata_REG ? mem_rdata_10 : rdata_r_10;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_11 = rdata_REG ? mem_rdata_11 : rdata_r_11;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_12 = rdata_REG ? mem_rdata_12 : rdata_r_12;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_13 = rdata_REG ? mem_rdata_13 : rdata_r_13;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_14 = rdata_REG ? mem_rdata_14 : rdata_r_14;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
  assign io_r_resp_data_15 = rdata_REG ? mem_rdata_15 : rdata_r_15;	// ventus/src/L2cache/Hold.scala:17:{48,65}, ventus/src/L2cache/SRAMTemplate.scala:89:7, :135:30, :140:59
endmodule

