{
  "Top": "dds_scaler",
  "RtlTop": "dds_scaler",
  "RtlPrefix": "",
  "RtlSubPrefix": "dds_scaler_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "dds": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 2, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "dds",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "scale": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "scale",
          "name": "scale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "u",
          "name": "u",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_ap_vld",
          "name": "u_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v",
          "name": "v",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_ap_vld",
          "name": "v_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "w": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "w",
          "name": "w",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w_ap_vld",
          "name": "w_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description=Test",
      "config_export -display_name=DDS_SCALER",
      "config_export -format=ip_catalog",
      "config_export -library=NA",
      "config_export -output=C:\/git\/bldc-driver-fpga\/hardware_design\/hls\/dds_scaler\/output",
      "config_export -rtl=verilog",
      "config_export -taxonomy=1",
      "config_export -vendor=Keshark",
      "config_export -version=1.0.0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dds_scaler"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "Keshark",
    "Library": "NA",
    "Name": "dds_scaler",
    "Version": "1.0",
    "DisplayName": "DDS_SCALER",
    "Revision": "0",
    "Description": "Test",
    "Taxonomy": "\/1",
    "AutoFamilySupport": "",
    "ZipFile": "Keshark_NA_dds_scaler_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/dds_scaler.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dds_scaler_mul_mul_16s_16ns_32_4_1.vhd",
      "impl\/vhdl\/dds_scaler_regslice_both.vhd",
      "impl\/vhdl\/dds_scaler.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dds_scaler_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/dds_scaler_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/dds_scaler_mul_mul_16s_16ns_32_4_1.v",
      "impl\/verilog\/dds_scaler_regslice_both.v",
      "impl\/verilog\/dds_scaler.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dds_scaler.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "dds",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "dds": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "dds_",
      "ports": [
        "dds_TDATA",
        "dds_TKEEP",
        "dds_TLAST",
        "dds_TREADY",
        "dds_TSTRB",
        "dds_TUSER",
        "dds_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dds"
        }]
    },
    "scale": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"scale": "DATA"},
      "ports": ["scale"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "scale"
        }]
    },
    "u": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"u": "DATA"},
      "ports": ["u"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "v": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v": "DATA"},
      "ports": ["v"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "w": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"w": "DATA"},
      "ports": ["w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "w"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "dds_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dds_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dds_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dds_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dds_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "dds_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "dds_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "scale": {
      "dir": "in",
      "width": "16"
    },
    "u": {
      "dir": "out",
      "width": "16"
    },
    "u_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "v": {
      "dir": "out",
      "width": "16"
    },
    "v_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "w": {
      "dir": "out",
      "width": "16"
    },
    "w_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "dds_scaler"},
    "Info": {"dds_scaler": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"dds_scaler": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.150"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-08-04 17:46:16 +1200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
