Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Nov 28 11:53:18 2024
| Host         : vivobook running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file LSTM_ACCELERATOR_float_control_sets_placed.rpt
| Design       : LSTM_ACCELERATOR_float
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           30 |
| No           | No                    | Yes                    |             187 |           72 |
| No           | Yes                   | No                     |            1266 |          519 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |            1544 |          497 |
| Yes          | Yes                   | No                     |              36 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                   Enable Signal                  |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  state_0                                  |                                                  |                                                       |                1 |              1 |         1.00 |
|  FSM_sequential_next_state_reg[2]_i_2_n_0 |                                                  |                                                       |                1 |              3 |         3.00 |
|  u1/next_state                            |                                                  |                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                            |                                                  | u3/u2/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1_n_0    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                            |                                                  | u3/u4/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__2_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                                  | u2/u1/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__0_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                                  | u1/u0/u0/fp_fma_comp/r_2[exponent_rnd][10]_i_1__1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                                  | u3/u5/u0/i___57_n_0                                   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                                  | u3/u1/u0/i___57_n_0                                   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                                  | u3/u0/u0/i___57_n_0                                   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            | u0/wj[0]_i_1_n_0                                 | rst_IBUF                                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            | cnt[0]_i_1_n_0                                   |                                                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            | u3/u5/u0/fp_fma_comp/r_2_reg[ready]_0            | rst_IBUF                                              |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                            | u2/u1/u0/fp_fma_comp/d_out_reg[gate][1][0]       | rst_IBUF                                              |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG                            | u2/u1/u0/fp_fma_comp/d_out_reg[gate][0]_0[0]     | rst_IBUF                                              |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG                            | u2/u1/u0/fp_fma_comp/d_out_reg[gate][0][0]       | rst_IBUF                                              |               16 |             33 |         2.06 |
|  clk_IBUF_BUFG                            | u2/u1/u0/fp_fma_comp/E[0]                        | rst_IBUF                                              |               16 |             33 |         2.06 |
|  clk_IBUF_BUFG                            | u1/u0/u0/fp_fma_comp/en                          | rst_IBUF                                              |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG                            | u1/u0/u0/fp_fma_comp/FSM_sequential_state_reg[2] | rst_IBUF                                              |               13 |             35 |         2.69 |
|  clk_IBUF_BUFG                            | u1/u0/u0/fp_fma_comp/r_2_reg[ready]_0            | u1/reg_rs                                             |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG                            | u3/u5/u0/fp_fma_comp/r_2_reg[ready]_0            |                                                       |                6 |             44 |         7.33 |
|  clk_IBUF_BUFG                            | u3/u2/u0/fp_fma_comp/d_out[flag]                 |                                                       |                6 |             44 |         7.33 |
|  clk_IBUF_BUFG                            |                                                  |                                                       |               27 |             47 |         1.74 |
|  clk_IBUF_BUFG                            |                                                  | u3/rst_mul                                            |               61 |            125 |         2.05 |
|  clk_IBUF_BUFG                            | f0/gen_ff[4].dff/in_en_reg[0][0]                 | rst_IBUF                                              |               84 |            256 |         3.05 |
|  clk_IBUF_BUFG                            | f0/gen_ff[3].dff/in_en_reg[0][0]                 | rst_IBUF                                              |               78 |            256 |         3.28 |
|  clk_IBUF_BUFG                            | f0/gen_ff[2].dff/in_en_reg[0][0]                 | rst_IBUF                                              |               75 |            256 |         3.41 |
|  clk_IBUF_BUFG                            | f0/gen_ff[1].dff/in_en_reg[0][0]                 | rst_IBUF                                              |               77 |            256 |         3.32 |
|  clk_IBUF_BUFG                            | f0/gen_ff[0].dff/E[0]                            | rst_IBUF                                              |               80 |            256 |         3.20 |
|  clk_IBUF_BUFG                            |                                                  | rst_IBUF                                              |              508 |           1252 |         2.46 |
+-------------------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


