INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_dp
INFO: [VRFC 10-2458] undeclared symbol w_clk_100Hz, assumed default net type wire [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:12]
INFO: [VRFC 10-2458] undeclared symbol w_msec_tick, assumed default net type wire [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:14]
INFO: [VRFC 10-2458] undeclared symbol w_sec_tick, assumed default net type wire [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_minute_tick, assumed default net type wire [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:30]
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-311] analyzing module clk_div_100
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sim_1/new/tb_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch
