============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  02:43:58 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin dataW[13]
          Group: ck
     Startpoint: (R) R_IR/Q_reg[1]/CK
          Clock: (R) ck
       Endpoint: (R) dataW[13]
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     208                  
       Uncertainty:-     100                  
     Required Time:=     525                  
      Launch Clock:-       0                  
         Data Path:-     525                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             208             constraints.sdc_1_line_26_64_1 

#------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  R_IR/Q_reg[1]/CK          -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[1]/Q           -       CK->Q  R     DFFRHQX4LVT       3 10.9    22    57      57    (-,-) 
  g6370/Y                   -       A->Y   F     CLKINVX8LVT       4 11.8    13    11      68    (-,-) 
  g7443/Y                   -       A->Y   F     BUFX6LVT          7 14.8    18    24      92    (-,-) 
  g6321__7445/Y             -       B->Y   R     NAND2X2LVT        1  3.7    18    13     105    (-,-) 
  g6291__8246/Y             -       B->Y   F     NAND2X4LVT        1  4.5    18    15     120    (-,-) 
  g6230__6819/Y             -       B->Y   R     NAND2X6LVT        2  9.6    16    12     132    (-,-) 
  g48/Y                     -       B->Y   F     NAND2X8LVT        4  9.5    19    16     148    (-,-) 
  fopt8019/Y                -       A->Y   R     CLKINVX6LVT       4  8.2    12    11     158    (-,-) 
  MULT_TC_OP_g6256__6977/Y  -       A->Y   F     XNOR2X1LVT        2  3.4    20    42     200    (-,-) 
  MULT_TC_OP_g5947__6976/Y  -       B->Y   R     NAND2X1LVT        1  2.2    19    15     216    (-,-) 
  MULT_TC_OP_g5901__7947/Y  -       B0->Y  F     OAI2BB1X1LVT      1  2.4    28    23     238    (-,-) 
  MULT_TC_OP_g5820__4733/CO -       CI->CO F     ADDFX1LVT         2  3.6    24    44     283    (-,-) 
  g8147/Y                   -       A->Y   R     XOR3X1LVT         2  3.8    25    60     343    (-,-) 
  g325/Y                    -       C->Y   F     XNOR3X1LVT        1  3.5    26    39     382    (-,-) 
  g323/Y                    -       A->Y   R     CLKINVX4LVT       3  9.5    19    15     397    (-,-) 
  g322/Y                    -       A->Y   F     CLKINVX6LVT       2  5.8    10     9     406    (-,-) 
  g209/Y                    -       B->Y   R     NAND2X6LVT        3  9.3    15    11     418    (-,-) 
  g206/Y                    -       A->Y   F     NAND3X6LVT        1  3.5    25    20     438    (-,-) 
  g8128/Y                   -       A->Y   R     NAND2X4LVT        4  7.9    19    15     453    (-,-) 
  g8130/Y                   -       A1N->Y R     OAI2BB1X4LVT      2  4.5    18    32     486    (-,-) 
  g63/Y                     -       C->Y   F     NAND3BX2LVT       1  3.5    43    26     511    (-,-) 
  g62/Y                     -       B->Y   R     NAND3X4LVT        2  2.8    18    14     525    (-,-) 
  dataW[13]                 <<<     -      R     (port)            -    -     -     0     525    (-,-) 
#------------------------------------------------------------------------------------------------------

