

================================================================
== Vitis HLS Report for 'merge_sort_batch1_97'
================================================================
* Date:           Mon Apr 24 11:33:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   625002|   625002|  6.250 ms|  6.250 ms|  625002|  625002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_127_1  |   625000|   625000|         2|          1|          1|  625000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      297|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      140|    -|
|Register             |        -|     -|      173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      173|      437|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_132_p2        |         +|   0|  0|  27|          20|           1|
    |j_119_fu_241_p2            |         +|   0|  0|  39|          32|           1|
    |j_120_fu_178_p2            |         +|   0|  0|  39|          32|           1|
    |k_117_fu_231_p2            |         +|   0|  0|  39|          32|           1|
    |k_118_fu_194_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln129_fu_155_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln140_fu_167_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_113           |       and|   0|  0|   2|           1|           1|
    |ap_condition_128           |       and|   0|  0|   2|           1|           1|
    |ap_condition_278           |       and|   0|  0|   2|           1|           1|
    |ap_condition_282           |       and|   0|  0|   2|           1|           1|
    |ap_condition_288           |       and|   0|  0|   2|           1|           1|
    |ap_condition_292           |       and|   0|  0|   2|           1|           1|
    |icmp_ln127_fu_126_p2       |      icmp|   0|  0|  14|          20|          20|
    |icmp_ln129_3_fu_149_p2     |      icmp|   0|  0|  20|          32|          19|
    |icmp_ln129_fu_143_p2       |      icmp|   0|  0|  20|          32|          19|
    |icmp_ln130_fu_225_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln140_fu_161_p2       |      icmp|   0|  0|  20|          32|          19|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 297|         306|         125|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_146                   |   9|          2|   20|         40|
    |ap_sig_allocacmp_j_118                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_116                   |  14|          3|   32|         96|
    |i_fu_34                                  |   9|          2|   20|         40|
    |j_fu_42                                  |  20|          4|   32|        128|
    |k_fu_38                                  |  14|          3|   32|         96|
    |multi_radix_oct_kmerge_temp1_4_address0  |  14|          3|   19|         57|
    |multi_radix_oct_kmerge_temp1_5_address0  |  14|          3|   19|         57|
    |multi_radix_oct_kmerge_temp2_2_d0        |  14|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 140|         30|  240|        710|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln129_reg_288                            |   1|   0|    1|          0|
    |and_ln140_reg_297                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |i_fu_34                                      |  20|   0|   20|          0|
    |j_118_reg_280                                |  32|   0|   32|          0|
    |j_fu_42                                      |  32|   0|   32|          0|
    |k_116_reg_275                                |  32|   0|   32|          0|
    |k_fu_38                                      |  32|   0|   32|          0|
    |multi_radix_oct_kmerge_temp2_2_addr_reg_292  |  20|   0|   20|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 173|   0|  173|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|            merge_sort_batch1.97|  return value|
|multi_radix_oct_kmerge_temp2_2_address0  |  out|   20|   ap_memory|  multi_radix_oct_kmerge_temp2_2|         array|
|multi_radix_oct_kmerge_temp2_2_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp2_2|         array|
|multi_radix_oct_kmerge_temp2_2_we0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp2_2|         array|
|multi_radix_oct_kmerge_temp2_2_d0        |  out|   32|   ap_memory|  multi_radix_oct_kmerge_temp2_2|         array|
|multi_radix_oct_kmerge_temp1_4_address0  |  out|   19|   ap_memory|  multi_radix_oct_kmerge_temp1_4|         array|
|multi_radix_oct_kmerge_temp1_4_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp1_4|         array|
|multi_radix_oct_kmerge_temp1_4_q0        |   in|   32|   ap_memory|  multi_radix_oct_kmerge_temp1_4|         array|
|multi_radix_oct_kmerge_temp1_5_address0  |  out|   19|   ap_memory|  multi_radix_oct_kmerge_temp1_5|         array|
|multi_radix_oct_kmerge_temp1_5_ce0       |  out|    1|   ap_memory|  multi_radix_oct_kmerge_temp1_5|         array|
|multi_radix_oct_kmerge_temp1_5_q0        |   in|   32|   ap_memory|  multi_radix_oct_kmerge_temp1_5|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+

