// Seed: 4154849097
module module_0 #(
    parameter id_12 = 32'd86,
    parameter id_5  = 32'd0,
    parameter id_6  = 32'd46,
    parameter id_7  = 32'd26,
    parameter id_8  = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    _id_7
);
  inout wire _id_7;
  input wire _id_6;
  inout wire _id_5;
  output supply0 id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 'b0 : 1 'b0] _id_8;
  ;
  assign id_3 = id_5;
  string [id_5 : id_7] id_9;
  wire id_10;
  assign id_4 = -1;
  logic [7:0][-1 : id_6] id_11, _id_12, id_13, id_14, id_15, id_16, id_17, id_18[-1 : id_8];
  wire id_19 = id_10;
  wire [1 : id_6  -  1  ==  -1 'd0] id_20;
  wire id_21;
  assign id_13[id_12] = !id_1;
  assign id_9 = "";
  wire id_22;
  localparam id_23 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd22,
    parameter id_15 = 32'd86,
    parameter id_20 = 32'd37,
    parameter id_20 = 32'd74
) (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input tri id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    inout uwire id_11,
    output tri0 id_12,
    input wand _id_13
);
  parameter id_15 = -1;
  wire id_16;
  logic [7:0] id_17, id_18;
  localparam id_19 = 1, id_20 = 1, id_21 = id_18;
  bit
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  assign id_18[id_13] = {-1{id_4}};
  module_0 modCall_1 (
      id_16,
      id_19,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_5 = 0;
  logic [-1 : id_20] id_38;
  for (genvar id_39 = id_28; (-1); id_32 = id_2) begin : LABEL_0
    defparam id_15.id_20 = 1;
  end
  wire id_40;
endmodule
