Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\p1p0b\Desktop\Sprint2_Final\nios_system.qsys --block-symbol-file --output-directory=C:\Users\p1p0b\Desktop\Sprint2_Final\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Sprint2_Final/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\p1p0b\Desktop\Sprint2_Final\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\p1p0b\Desktop\Sprint2_Final\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Sprint2_Final/nios_system.qsys
Progress: Reading input file
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Warning: nios_system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios_system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: HEX0_1: Starting RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEX0_1 --dir=C:/Users/p1p0b/AppData/Local/Temp/alt7617_8003922358763816069.dir/0001_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/p1p0b/AppData/Local/Temp/alt7617_8003922358763816069.dir/0001_HEX0_1_gen//nios_system_HEX0_1_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0_1: Done RTL generation for module 'nios_system_HEX0_1'
Info: HEX0_1: "nios_system" instantiated altera_avalon_pio "HEX0_1"
Error: Generation stopped, 20 or more modules remaining
Info: nios_system: Done "nios_system" with 17 modules, 2 files
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
