# Xilinx_FPGA
HW/SW/SoC/HLS Design refrences for Vivado
IP integration witn AXI-lite and DMA
