Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/CPU is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/CPU.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU.vhd".
WARNING:HDLParsers:3607 - Unit work/CPU/Behavioral is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/CPU.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/ALU.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/ALU.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/LCD.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD/Behavioral is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/LCD.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/RAM is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/RAM.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd".
WARNING:HDLParsers:3607 - Unit work/RAM/Behavioral is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/RAM.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd".
WARNING:HDLParsers:3607 - Unit work/MapChar is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/MapChar.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/MapChar.vhd".
WARNING:HDLParsers:3607 - Unit work/MapChar/Behavioral is now defined in a different file.  It was defined in "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/MapChar.vhd", and is now defined in "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/MapChar.vhd".
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/MapChar.vhd" in Library work.
Architecture behavioral of Entity mapchar is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>) with generics.
	CLOCK_COUNT_BUFFER_SIZE = 25

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	opN = 5

Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>) with generics.
	N = 20

Analyzing hierarchy for entity <MapChar> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <CPU> in library <work> (Architecture <behavioral>).
	CLOCK_COUNT_BUFFER_SIZE = 25
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ram_initial>
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	opN = 5
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <LCD> in library <work> (Architecture <behavioral>).
	N = 20
INFO:Xst:2679 - Register <LCD_RW> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <stateChanged> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <LCD> analyzed. Unit <LCD> generated.

Analyzing Entity <MapChar> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/MapChar.vhd" line 394: Index value(s) does not match array range, simulation mismatch.
Entity <MapChar> analyzed. Unit <MapChar> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd".
WARNING:Xst:1781 - Signal <ram_initial> is used but never assigned. Tied to default value.
    Found 5-bit 32-to-1 multiplexer for signal <dataOut>.
    Found 5-bit register for signal <inAddr>.
    Summary:
	inferred 165 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd".
    Found 5-bit addsub for signal <inResult$addsub0000>.
    Found 5-bit xor2 for signal <inResult$xor0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <MapChar>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/MapChar.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x12-bit ROM for signal <INSTRUCTION$rom0000>.
    Found 8-bit 12-to-1 multiplexer for signal <OUTPUT_BUFFER>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 Multiplexer(s).
Unit <MapChar> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/LCD.vhd".
WARNING:Xst:1780 - Signal <charAt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state_reg>.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 5-bit up counter for signal <CHAR_AT>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count_next$addsub0000> created at line 100.
    Found 20-bit comparator equal for signal <count_next$cmp_eq0000> created at line 100.
    Found 20-bit subtractor for signal <count_next$sub0000> created at line 100.
    Found 20-bit register for signal <count_reg>.
    Found 4-bit register for signal <data_buffer>.
    Found 46-bit register for signal <state_next>.
    Found 46-bit register for signal <state_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <LCD> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU.vhd".
WARNING:Xst:1306 - Output <CLK_OUT> is never assigned.
WARNING:Xst:1780 - Signal <storedRamData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <instruction_array> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <INSTRUCTION> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 5-bit latch for signal <reg_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit register for signal <address_next>.
    Found 5-bit register for signal <dataIn>.
    Found 5-bit register for signal <instruction_reg>.
    Found 5-bit register for signal <opcode>.
    Found 5-bit register for signal <processCount>.
    Found 5-bit adder for signal <processCount$share0000> created at line 215.
    Found 1-bit register for signal <readingAddress>.
    Found 5-bit register for signal <reg_A>.
    Found 5-bit register for signal <reg_B>.
    Found 1-bit register for signal <slow_clk>.
    Found 25-bit up counter for signal <slow_clk_count_reg>.
    Found 5-bit register for signal <state_next>.
    Found 5-bit register for signal <state_reg>.
    Found 1-bit register for signal <writeEnabled>.
    Summary:
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x12-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 180
 1-bit register                                        : 165
 20-bit register                                       : 2
 4-bit register                                        : 1
 46-bit register                                       : 2
 5-bit register                                        : 10
# Latches                                              : 1
 5-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 9
 1-bit 12-to-1 multiplexer                             : 8
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_15> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_18> has a constant value of 0 in block <u_LCD>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x12-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 351
 Flip-Flops                                            : 351
# Latches                                              : 1
 5-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 13
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 32-to-1 multiplexer                             : 5
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_15> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_18> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_next_6> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_reg_6> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_next_3> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_reg_3> has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CPU> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Optimizing unit <MapChar> ...

Optimizing unit <LCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 10.
FlipFlop u_RAM/ram_i<30>_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u_RAM/ram_i<30>_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u_RAM/ram_i<30>_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u_RAM/ram_i<30>_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u_RAM/ram_i<30>_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 379
 Flip-Flops                                            : 379

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 1016
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 44
#      LUT2                        : 60
#      LUT2_D                      : 3
#      LUT2_L                      : 6
#      LUT3                        : 202
#      LUT3_D                      : 4
#      LUT3_L                      : 6
#      LUT4                        : 280
#      LUT4_D                      : 19
#      LUT4_L                      : 62
#      MUXCY                       : 83
#      MUXF5                       : 110
#      MUXF6                       : 27
#      MUXF7                       : 10
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 384
#      FD                          : 69
#      FD_1                        : 43
#      FDC                         : 5
#      FDCPE                       : 165
#      FDE                         : 6
#      FDE_1                       : 42
#      FDR                         : 20
#      FDR_1                       : 1
#      FDRE                        : 5
#      FDS_1                       : 23
#      LD                          : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      464  out of   4656     9%  
 Number of Slice Flip Flops:            379  out of   9312     4%  
 Number of 4 input LUTs:                710  out of   9312     7%  
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    232     7%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 209   |
readingAddress                     | NONE(reg_end_0)        | 5     |
slow_clk1                          | BUFG                   | 170   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 170   |
N0(XST_GND:G)                      | NONE(u_RAM/ram_i<0>_0) | 165   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.816ns (Maximum Frequency: 59.467MHz)
   Minimum input arrival time before clock: 10.324ns
   Maximum output required time after clock: 12.872ns
   Maximum combinational path delay: 8.336ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 16.816ns (frequency: 59.467MHz)
  Total number of paths / destination ports: 38531 / 306
-------------------------------------------------------------------------
Delay:               8.408ns (Levels of Logic = 6)
  Source:            u_LCD/state_reg_42 (FF)
  Destination:       u_LCD/state_next_44 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: u_LCD/state_reg_42 to u_LCD/state_next_44
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.591   1.021  u_LCD/state_reg_42 (u_LCD/state_reg_42)
     LUT4_D:I3->O          1   0.704   0.455  u_LCD/count_mux0000<1>114 (u_LCD/count_mux0000<1>114)
     LUT4:I2->O           14   0.704   1.035  u_LCD/count_mux0000<3>21 (u_LCD/N56)
     LUT3_D:I2->O          3   0.704   0.535  u_LCD/state_next_mux0001<10>112136 (u_LCD/N82)
     LUT4:I3->O            2   0.704   0.622  u_LCD/state_next_mux0001<16>11 (u_LCD/N50)
     LUT4:I0->O            1   0.704   0.000  u_LCD/state_next_mux0001<7>2 (u_LCD/state_next_mux0001<7>2)
     MUXF5:I0->O           1   0.321   0.000  u_LCD/state_next_mux0001<7>_f5 (u_LCD/state_next_mux0001<7>)
     FD_1:D                    0.308          u_LCD/state_next_38
    ----------------------------------------
    Total                      8.408ns (4.740ns logic, 3.668ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 35 / 10
-------------------------------------------------------------------------
Offset:              10.324ns (Levels of Logic = 8)
  Source:            RESET (PAD)
  Destination:       processCount_1 (FF)
  Destination Clock: CLK falling

  Data Path: RESET to processCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           177   1.218   1.483  RESET_IBUF (RESET_IBUF)
     LUT3:I0->O            1   0.704   0.424  u_ALU/zero_SW0_SW0 (N284)
     LUT4:I3->O            3   0.704   0.535  u_ALU/zero (ZERO_OBUF)
     LUT4:I3->O            1   0.704   0.455  processCount_mux0002<0>1811 (processCount_mux0002<0>1811)
     LUT4:I2->O            1   0.704   0.000  processCount_mux0002<0>199_G (N435)
     MUXF5:I1->O           8   0.321   0.932  processCount_mux0002<0>199 (N01)
     LUT4:I0->O            1   0.704   0.424  processCount_mux0002<3>_SW0 (N104)
     LUT4:I3->O            1   0.704   0.000  processCount_mux0002<3> (processCount_mux0002<3>)
     FDE_1:D                   0.308          processCount_1
    ----------------------------------------
    Total                     10.324ns (6.071ns logic, 4.253ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 606 / 8
-------------------------------------------------------------------------
Offset:              12.872ns (Levels of Logic = 9)
  Source:            opcode_3 (FF)
  Destination:       ZERO (PAD)
  Source Clock:      CLK falling

  Data Path: opcode_3 to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           19   0.591   1.164  opcode_3 (opcode_3)
     LUT2_L:I1->LO         1   0.704   0.104  u_ALU/inResult_mux0002_SW0 (N98)
     LUT4:I3->O            6   0.704   0.704  u_ALU/inResult_mux0002 (u_ALU/inResult_mux0002)
     LUT3:I2->O            1   0.704   0.000  u_ALU/Maddsub_inResult_addsub0000_lut<0> (u_ALU/Maddsub_inResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<0> (u_ALU/Maddsub_inResult_addsub0000_cy<0>)
     XORCY:CI->O           1   0.804   0.455  u_ALU/Maddsub_inResult_addsub0000_xor<1> (u_ALU/inResult_addsub0000<1>)
     LUT3_D:I2->LO         1   0.704   0.135  u_ALU/inResult<1>94 (N455)
     LUT3:I2->O            1   0.704   0.424  u_ALU/zero_SW0_SW0 (N284)
     LUT4:I3->O            3   0.704   0.531  u_ALU/zero (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                     12.872ns (9.355ns logic, 3.517ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            u_RAM/ram_i<30>_4_1 (FF)
  Destination:       LEDS<4> (PAD)
  Source Clock:      slow_clk1 rising

  Data Path: u_RAM/ram_i<30>_4_1 to LEDS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            1   0.591   0.420  u_RAM/ram_i<30>_4_1 (u_RAM/ram_i<30>_4_1)
     OBUF:I->O                 3.272          LEDS_4_OBUF (LEDS<4>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               8.336ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       ZERO (PAD)

  Data Path: RESET to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           177   1.218   1.483  RESET_IBUF (RESET_IBUF)
     LUT3:I0->O            1   0.704   0.424  u_ALU/zero_SW0_SW0 (N284)
     LUT4:I3->O            3   0.704   0.531  u_ALU/zero (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                      8.336ns (5.898ns logic, 2.438ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.89 secs
 
--> 

Total memory usage is 4489696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    4 (   0 filtered)

