// Seed: 1585649029
module module_0 ();
  assign id_2 = id_2;
  assign module_1.id_16 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input logic id_4,
    input tri id_5,
    output uwire id_6,
    output wire id_7,
    output wire id_8,
    output tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    output wire id_16,
    id_22,
    input wire id_17,
    output uwire id_18,
    input wor id_19,
    input uwire id_20
);
  wire id_23, id_24;
  module_0 modCall_1 ();
  reg id_25, id_26, id_27;
  or primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_3,
      id_4,
      id_5
  );
  supply0 id_28 = id_2;
  wire id_29;
  always id_27 <= id_4;
  localparam id_30 = "", id_31 = {id_2{id_26}} << 1;
endmodule
