// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrix_mul_matrix_mul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.899771,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=48501,HLS_SYN_LUT=27165,HLS_VERSION=2022_1}" *)

module matrix_mul (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;

 reg    ap_rst_n_inv;
wire   [31:0] local_B0_q0;
wire   [31:0] local_B0_1_q0;
wire   [31:0] local_B0_2_q0;
wire   [31:0] local_B0_3_q0;
wire   [31:0] local_B0_4_q0;
wire   [31:0] local_B0_5_q0;
wire   [31:0] local_B0_6_q0;
wire   [31:0] local_B0_7_q0;
wire   [31:0] local_B0_8_q0;
wire   [31:0] local_B0_9_q0;
wire   [31:0] local_B0_10_q0;
wire   [31:0] local_B0_11_q0;
wire   [31:0] local_B0_12_q0;
wire   [31:0] local_B0_13_q0;
wire   [31:0] local_B0_14_q0;
wire   [31:0] local_B0_15_q0;
wire   [31:0] local_B1_q0;
wire   [31:0] local_B1_1_q0;
wire   [31:0] local_B1_2_q0;
wire   [31:0] local_B1_3_q0;
wire   [31:0] local_B1_4_q0;
wire   [31:0] local_B1_5_q0;
wire   [31:0] local_B1_6_q0;
wire   [31:0] local_B1_7_q0;
wire   [31:0] local_B1_8_q0;
wire   [31:0] local_B1_9_q0;
wire   [31:0] local_B1_10_q0;
wire   [31:0] local_B1_11_q0;
wire   [31:0] local_B1_12_q0;
wire   [31:0] local_B1_13_q0;
wire   [31:0] local_B1_14_q0;
wire   [31:0] local_B1_15_q0;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] C;
wire   [31:0] M;
wire   [31:0] N;
wire   [31:0] P;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [31:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [12:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [31:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [12:0] gmem1_RFIFONUM;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [31:0] gmem2_RDATA;
wire   [8:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    Block_entry5165_proc_U0_ap_start;
wire    Block_entry5165_proc_U0_ap_done;
wire    Block_entry5165_proc_U0_ap_continue;
wire    Block_entry5165_proc_U0_ap_idle;
wire    Block_entry5165_proc_U0_ap_ready;
wire   [0:0] Block_entry5165_proc_U0_ap_return_0;
wire   [61:0] Block_entry5165_proc_U0_ap_return_1;
wire   [63:0] Block_entry5165_proc_U0_ap_return_2;
wire   [36:0] Block_entry5165_proc_U0_ap_return_3;
wire   [60:0] Block_entry5165_proc_U0_ap_return_4;
wire   [27:0] Block_entry5165_proc_U0_ap_return_5;
wire    ap_channel_done_lshr_ln38_1_cast_loc_channel;
wire    lshr_ln38_1_cast_loc_channel_full_n;
reg    ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel;
wire    ap_sync_channel_write_lshr_ln38_1_cast_loc_channel;
wire    ap_channel_done_add_ln38_1_loc_channel;
wire    add_ln38_1_loc_channel_full_n;
reg    ap_sync_reg_channel_write_add_ln38_1_loc_channel;
wire    ap_sync_channel_write_add_ln38_1_loc_channel;
wire    ap_channel_done_P_cast4614_loc_channel;
wire    P_cast4614_loc_channel_full_n;
reg    ap_sync_reg_channel_write_P_cast4614_loc_channel;
wire    ap_sync_channel_write_P_cast4614_loc_channel;
wire    ap_channel_done_sext_ln38_1_loc_channel;
wire    sext_ln38_1_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sext_ln38_1_loc_channel;
wire    ap_sync_channel_write_sext_ln38_1_loc_channel;
wire    ap_channel_done_N_cast4617_loc_channel;
wire    N_cast4617_loc_channel_full_n;
reg    ap_sync_reg_channel_write_N_cast4617_loc_channel;
wire    ap_sync_channel_write_N_cast4617_loc_channel;
wire    ap_channel_done_cmp1922_loc_channel;
wire    cmp1922_loc_channel_full_n;
reg    ap_sync_reg_channel_write_cmp1922_loc_channel;
wire    ap_sync_channel_write_cmp1922_loc_channel;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WVALID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WDATA;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WSTRB;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WLAST;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WID;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_BREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WVALID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WDATA;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WSTRB;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WLAST;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WID;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_BREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY;
wire   [0:0] cmp1922_loc_channel_dout;
wire   [1:0] cmp1922_loc_channel_num_data_valid;
wire   [1:0] cmp1922_loc_channel_fifo_cap;
wire    cmp1922_loc_channel_empty_n;
wire   [61:0] N_cast4617_loc_channel_dout;
wire   [1:0] N_cast4617_loc_channel_num_data_valid;
wire   [1:0] N_cast4617_loc_channel_fifo_cap;
wire    N_cast4617_loc_channel_empty_n;
wire   [63:0] sext_ln38_1_loc_channel_dout;
wire   [1:0] sext_ln38_1_loc_channel_num_data_valid;
wire   [1:0] sext_ln38_1_loc_channel_fifo_cap;
wire    sext_ln38_1_loc_channel_empty_n;
wire   [36:0] P_cast4614_loc_channel_dout;
wire   [1:0] P_cast4614_loc_channel_num_data_valid;
wire   [1:0] P_cast4614_loc_channel_fifo_cap;
wire    P_cast4614_loc_channel_empty_n;
wire   [60:0] add_ln38_1_loc_channel_dout;
wire   [1:0] add_ln38_1_loc_channel_num_data_valid;
wire   [1:0] add_ln38_1_loc_channel_fifo_cap;
wire    add_ln38_1_loc_channel_empty_n;
wire   [27:0] lshr_ln38_1_cast_loc_channel_dout;
wire   [1:0] lshr_ln38_1_cast_loc_channel_num_data_valid;
wire   [1:0] lshr_ln38_1_cast_loc_channel_fifo_cap;
wire    lshr_ln38_1_cast_loc_channel_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_entry5165_proc_U0_ap_ready;
wire    ap_sync_Block_entry5165_proc_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_add_ln38_1_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_P_cast4614_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sext_ln38_1_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_N_cast4617_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_cmp1922_loc_channel = 1'b0;
#0 ap_sync_reg_Block_entry5165_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready = 1'b0;
end

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0),
    .q0(local_B0_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0),
    .q0(local_B0_1_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0),
    .q0(local_B0_2_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0),
    .q0(local_B0_3_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0),
    .q0(local_B0_4_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0),
    .q0(local_B0_5_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0),
    .q0(local_B0_6_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0),
    .q0(local_B0_7_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0),
    .q0(local_B0_8_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0),
    .q0(local_B0_9_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0),
    .q0(local_B0_10_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0),
    .q0(local_B0_11_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0),
    .q0(local_B0_12_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0),
    .q0(local_B0_13_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0),
    .q0(local_B0_14_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B0_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0),
    .q0(local_B0_15_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0),
    .q0(local_B1_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0),
    .q0(local_B1_1_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0),
    .q0(local_B1_2_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0),
    .q0(local_B1_3_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0),
    .q0(local_B1_4_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0),
    .q0(local_B1_5_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0),
    .q0(local_B1_6_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0),
    .q0(local_B1_7_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0),
    .q0(local_B1_8_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0),
    .q0(local_B1_9_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0),
    .q0(local_B1_10_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0),
    .q0(local_B1_11_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0),
    .q0(local_B1_12_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0),
    .q0(local_B1_13_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0),
    .q0(local_B1_14_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1)
);

matrix_mul_local_B0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_B1_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0),
    .ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0),
    .we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0),
    .d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0),
    .q0(local_B1_15_q0),
    .address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1),
    .ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1),
    .we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1),
    .d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1)
);

matrix_mul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A(A),
    .B(B),
    .C(C),
    .M(M),
    .N(N),
    .P(P),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

matrix_mul_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR),
    .I_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

matrix_mul_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR),
    .I_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

matrix_mul_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR),
    .I_AWLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN),
    .I_WVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA),
    .I_WSTRB(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY)
);

matrix_mul_Block_entry5165_proc Block_entry5165_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry5165_proc_U0_ap_start),
    .ap_done(Block_entry5165_proc_U0_ap_done),
    .ap_continue(Block_entry5165_proc_U0_ap_continue),
    .ap_idle(Block_entry5165_proc_U0_ap_idle),
    .ap_ready(Block_entry5165_proc_U0_ap_ready),
    .N(N),
    .P(P),
    .M(M),
    .ap_return_0(Block_entry5165_proc_U0_ap_return_0),
    .ap_return_1(Block_entry5165_proc_U0_ap_return_1),
    .ap_return_2(Block_entry5165_proc_U0_ap_return_2),
    .ap_return_3(Block_entry5165_proc_U0_ap_return_3),
    .ap_return_4(Block_entry5165_proc_U0_ap_return_4),
    .ap_return_5(Block_entry5165_proc_U0_ap_return_5)
);

matrix_mul_Loop_VITIS_LOOP_38_1_proc Loop_VITIS_LOOP_38_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_38_1_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_38_1_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_38_1_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_38_1_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready),
    .P(P),
    .p_read(lshr_ln38_1_cast_loc_channel_dout),
    .p_read1(sext_ln38_1_loc_channel_dout),
    .p_read2(cmp1922_loc_channel_dout),
    .p_read3(add_ln38_1_loc_channel_dout),
    .local_B1_14_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address0),
    .local_B1_14_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce0),
    .local_B1_14_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we0),
    .local_B1_14_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d0),
    .local_B1_14_q0(local_B1_14_q0),
    .local_B1_14_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_address1),
    .local_B1_14_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_ce1),
    .local_B1_14_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_we1),
    .local_B1_14_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_14_d1),
    .local_B1_13_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address0),
    .local_B1_13_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce0),
    .local_B1_13_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we0),
    .local_B1_13_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d0),
    .local_B1_13_q0(local_B1_13_q0),
    .local_B1_13_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_address1),
    .local_B1_13_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_ce1),
    .local_B1_13_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_we1),
    .local_B1_13_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_13_d1),
    .local_B1_12_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address0),
    .local_B1_12_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce0),
    .local_B1_12_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we0),
    .local_B1_12_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d0),
    .local_B1_12_q0(local_B1_12_q0),
    .local_B1_12_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_address1),
    .local_B1_12_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_ce1),
    .local_B1_12_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_we1),
    .local_B1_12_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_12_d1),
    .local_B1_11_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address0),
    .local_B1_11_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce0),
    .local_B1_11_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we0),
    .local_B1_11_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d0),
    .local_B1_11_q0(local_B1_11_q0),
    .local_B1_11_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_address1),
    .local_B1_11_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_ce1),
    .local_B1_11_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_we1),
    .local_B1_11_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_11_d1),
    .local_B1_10_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address0),
    .local_B1_10_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce0),
    .local_B1_10_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we0),
    .local_B1_10_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d0),
    .local_B1_10_q0(local_B1_10_q0),
    .local_B1_10_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_address1),
    .local_B1_10_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_ce1),
    .local_B1_10_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_we1),
    .local_B1_10_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_10_d1),
    .local_B1_9_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address0),
    .local_B1_9_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce0),
    .local_B1_9_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we0),
    .local_B1_9_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d0),
    .local_B1_9_q0(local_B1_9_q0),
    .local_B1_9_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_address1),
    .local_B1_9_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_ce1),
    .local_B1_9_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_we1),
    .local_B1_9_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_9_d1),
    .local_B1_8_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address0),
    .local_B1_8_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce0),
    .local_B1_8_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we0),
    .local_B1_8_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d0),
    .local_B1_8_q0(local_B1_8_q0),
    .local_B1_8_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_address1),
    .local_B1_8_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_ce1),
    .local_B1_8_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_we1),
    .local_B1_8_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_8_d1),
    .local_B1_7_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address0),
    .local_B1_7_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce0),
    .local_B1_7_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we0),
    .local_B1_7_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d0),
    .local_B1_7_q0(local_B1_7_q0),
    .local_B1_7_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_address1),
    .local_B1_7_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_ce1),
    .local_B1_7_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_we1),
    .local_B1_7_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_7_d1),
    .local_B1_6_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address0),
    .local_B1_6_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce0),
    .local_B1_6_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we0),
    .local_B1_6_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d0),
    .local_B1_6_q0(local_B1_6_q0),
    .local_B1_6_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_address1),
    .local_B1_6_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_ce1),
    .local_B1_6_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_we1),
    .local_B1_6_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_6_d1),
    .local_B1_5_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address0),
    .local_B1_5_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce0),
    .local_B1_5_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we0),
    .local_B1_5_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d0),
    .local_B1_5_q0(local_B1_5_q0),
    .local_B1_5_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_address1),
    .local_B1_5_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_ce1),
    .local_B1_5_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_we1),
    .local_B1_5_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_5_d1),
    .local_B1_4_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address0),
    .local_B1_4_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce0),
    .local_B1_4_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we0),
    .local_B1_4_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d0),
    .local_B1_4_q0(local_B1_4_q0),
    .local_B1_4_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_address1),
    .local_B1_4_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_ce1),
    .local_B1_4_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_we1),
    .local_B1_4_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_4_d1),
    .local_B1_3_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address0),
    .local_B1_3_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce0),
    .local_B1_3_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we0),
    .local_B1_3_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d0),
    .local_B1_3_q0(local_B1_3_q0),
    .local_B1_3_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_address1),
    .local_B1_3_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_ce1),
    .local_B1_3_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_we1),
    .local_B1_3_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_3_d1),
    .local_B1_2_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address0),
    .local_B1_2_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce0),
    .local_B1_2_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we0),
    .local_B1_2_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d0),
    .local_B1_2_q0(local_B1_2_q0),
    .local_B1_2_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_address1),
    .local_B1_2_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_ce1),
    .local_B1_2_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_we1),
    .local_B1_2_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_2_d1),
    .local_B1_1_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address0),
    .local_B1_1_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce0),
    .local_B1_1_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we0),
    .local_B1_1_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d0),
    .local_B1_1_q0(local_B1_1_q0),
    .local_B1_1_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_address1),
    .local_B1_1_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_ce1),
    .local_B1_1_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_we1),
    .local_B1_1_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_1_d1),
    .local_B1_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address0),
    .local_B1_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce0),
    .local_B1_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we0),
    .local_B1_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d0),
    .local_B1_q0(local_B1_q0),
    .local_B1_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_address1),
    .local_B1_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_ce1),
    .local_B1_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_we1),
    .local_B1_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_d1),
    .local_B1_15_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address0),
    .local_B1_15_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce0),
    .local_B1_15_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we0),
    .local_B1_15_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d0),
    .local_B1_15_q0(local_B1_15_q0),
    .local_B1_15_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_address1),
    .local_B1_15_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_ce1),
    .local_B1_15_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_we1),
    .local_B1_15_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B1_15_d1),
    .local_B0_14_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address0),
    .local_B0_14_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce0),
    .local_B0_14_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we0),
    .local_B0_14_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d0),
    .local_B0_14_q0(local_B0_14_q0),
    .local_B0_14_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_address1),
    .local_B0_14_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_ce1),
    .local_B0_14_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_we1),
    .local_B0_14_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_14_d1),
    .local_B0_13_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address0),
    .local_B0_13_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce0),
    .local_B0_13_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we0),
    .local_B0_13_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d0),
    .local_B0_13_q0(local_B0_13_q0),
    .local_B0_13_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_address1),
    .local_B0_13_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_ce1),
    .local_B0_13_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_we1),
    .local_B0_13_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_13_d1),
    .local_B0_12_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address0),
    .local_B0_12_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce0),
    .local_B0_12_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we0),
    .local_B0_12_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d0),
    .local_B0_12_q0(local_B0_12_q0),
    .local_B0_12_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_address1),
    .local_B0_12_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_ce1),
    .local_B0_12_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_we1),
    .local_B0_12_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_12_d1),
    .local_B0_11_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address0),
    .local_B0_11_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce0),
    .local_B0_11_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we0),
    .local_B0_11_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d0),
    .local_B0_11_q0(local_B0_11_q0),
    .local_B0_11_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_address1),
    .local_B0_11_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_ce1),
    .local_B0_11_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_we1),
    .local_B0_11_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_11_d1),
    .local_B0_10_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address0),
    .local_B0_10_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce0),
    .local_B0_10_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we0),
    .local_B0_10_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d0),
    .local_B0_10_q0(local_B0_10_q0),
    .local_B0_10_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_address1),
    .local_B0_10_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_ce1),
    .local_B0_10_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_we1),
    .local_B0_10_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_10_d1),
    .local_B0_9_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address0),
    .local_B0_9_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce0),
    .local_B0_9_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we0),
    .local_B0_9_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d0),
    .local_B0_9_q0(local_B0_9_q0),
    .local_B0_9_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_address1),
    .local_B0_9_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_ce1),
    .local_B0_9_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_we1),
    .local_B0_9_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_9_d1),
    .local_B0_8_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address0),
    .local_B0_8_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce0),
    .local_B0_8_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we0),
    .local_B0_8_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d0),
    .local_B0_8_q0(local_B0_8_q0),
    .local_B0_8_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_address1),
    .local_B0_8_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_ce1),
    .local_B0_8_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_we1),
    .local_B0_8_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_8_d1),
    .local_B0_7_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address0),
    .local_B0_7_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce0),
    .local_B0_7_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we0),
    .local_B0_7_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d0),
    .local_B0_7_q0(local_B0_7_q0),
    .local_B0_7_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_address1),
    .local_B0_7_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_ce1),
    .local_B0_7_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_we1),
    .local_B0_7_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_7_d1),
    .local_B0_6_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address0),
    .local_B0_6_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce0),
    .local_B0_6_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we0),
    .local_B0_6_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d0),
    .local_B0_6_q0(local_B0_6_q0),
    .local_B0_6_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_address1),
    .local_B0_6_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_ce1),
    .local_B0_6_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_we1),
    .local_B0_6_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_6_d1),
    .local_B0_5_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address0),
    .local_B0_5_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce0),
    .local_B0_5_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we0),
    .local_B0_5_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d0),
    .local_B0_5_q0(local_B0_5_q0),
    .local_B0_5_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_address1),
    .local_B0_5_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_ce1),
    .local_B0_5_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_we1),
    .local_B0_5_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_5_d1),
    .local_B0_4_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address0),
    .local_B0_4_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce0),
    .local_B0_4_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we0),
    .local_B0_4_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d0),
    .local_B0_4_q0(local_B0_4_q0),
    .local_B0_4_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_address1),
    .local_B0_4_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_ce1),
    .local_B0_4_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_we1),
    .local_B0_4_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_4_d1),
    .local_B0_3_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address0),
    .local_B0_3_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce0),
    .local_B0_3_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we0),
    .local_B0_3_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d0),
    .local_B0_3_q0(local_B0_3_q0),
    .local_B0_3_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_address1),
    .local_B0_3_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_ce1),
    .local_B0_3_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_we1),
    .local_B0_3_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_3_d1),
    .local_B0_2_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address0),
    .local_B0_2_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce0),
    .local_B0_2_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we0),
    .local_B0_2_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d0),
    .local_B0_2_q0(local_B0_2_q0),
    .local_B0_2_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_address1),
    .local_B0_2_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_ce1),
    .local_B0_2_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_we1),
    .local_B0_2_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_2_d1),
    .local_B0_1_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address0),
    .local_B0_1_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce0),
    .local_B0_1_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we0),
    .local_B0_1_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d0),
    .local_B0_1_q0(local_B0_1_q0),
    .local_B0_1_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_address1),
    .local_B0_1_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_ce1),
    .local_B0_1_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_we1),
    .local_B0_1_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_1_d1),
    .local_B0_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address0),
    .local_B0_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce0),
    .local_B0_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we0),
    .local_B0_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d0),
    .local_B0_q0(local_B0_q0),
    .local_B0_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_address1),
    .local_B0_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_ce1),
    .local_B0_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_we1),
    .local_B0_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_d1),
    .local_B0_15_address0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address0),
    .local_B0_15_ce0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce0),
    .local_B0_15_we0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we0),
    .local_B0_15_d0(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d0),
    .local_B0_15_q0(local_B0_15_q0),
    .local_B0_15_address1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_address1),
    .local_B0_15_ce1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_ce1),
    .local_B0_15_we1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_we1),
    .local_B0_15_d1(Loop_VITIS_LOOP_38_1_proc_U0_local_B0_15_d1),
    .p_read4(N_cast4617_loc_channel_dout),
    .A(A),
    .m_axi_gmem0_AWVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .p_read5(P_cast4614_loc_channel_dout),
    .B(B),
    .m_axi_gmem1_AWVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .C(C),
    .m_axi_gmem2_AWVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(32'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(9'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(gmem2_BRESP),
    .m_axi_gmem2_BID(gmem2_BID),
    .m_axi_gmem2_BUSER(gmem2_BUSER)
);

matrix_mul_fifo_w1_d2_S cmp1922_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_0),
    .if_full_n(cmp1922_loc_channel_full_n),
    .if_write(ap_channel_done_cmp1922_loc_channel),
    .if_dout(cmp1922_loc_channel_dout),
    .if_num_data_valid(cmp1922_loc_channel_num_data_valid),
    .if_fifo_cap(cmp1922_loc_channel_fifo_cap),
    .if_empty_n(cmp1922_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

matrix_mul_fifo_w62_d2_S N_cast4617_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_1),
    .if_full_n(N_cast4617_loc_channel_full_n),
    .if_write(ap_channel_done_N_cast4617_loc_channel),
    .if_dout(N_cast4617_loc_channel_dout),
    .if_num_data_valid(N_cast4617_loc_channel_num_data_valid),
    .if_fifo_cap(N_cast4617_loc_channel_fifo_cap),
    .if_empty_n(N_cast4617_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

matrix_mul_fifo_w64_d2_S sext_ln38_1_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_2),
    .if_full_n(sext_ln38_1_loc_channel_full_n),
    .if_write(ap_channel_done_sext_ln38_1_loc_channel),
    .if_dout(sext_ln38_1_loc_channel_dout),
    .if_num_data_valid(sext_ln38_1_loc_channel_num_data_valid),
    .if_fifo_cap(sext_ln38_1_loc_channel_fifo_cap),
    .if_empty_n(sext_ln38_1_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

matrix_mul_fifo_w37_d2_S P_cast4614_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_3),
    .if_full_n(P_cast4614_loc_channel_full_n),
    .if_write(ap_channel_done_P_cast4614_loc_channel),
    .if_dout(P_cast4614_loc_channel_dout),
    .if_num_data_valid(P_cast4614_loc_channel_num_data_valid),
    .if_fifo_cap(P_cast4614_loc_channel_fifo_cap),
    .if_empty_n(P_cast4614_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

matrix_mul_fifo_w61_d2_S add_ln38_1_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_4),
    .if_full_n(add_ln38_1_loc_channel_full_n),
    .if_write(ap_channel_done_add_ln38_1_loc_channel),
    .if_dout(add_ln38_1_loc_channel_dout),
    .if_num_data_valid(add_ln38_1_loc_channel_num_data_valid),
    .if_fifo_cap(add_ln38_1_loc_channel_fifo_cap),
    .if_empty_n(add_ln38_1_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

matrix_mul_fifo_w28_d2_S lshr_ln38_1_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry5165_proc_U0_ap_return_5),
    .if_full_n(lshr_ln38_1_cast_loc_channel_full_n),
    .if_write(ap_channel_done_lshr_ln38_1_cast_loc_channel),
    .if_dout(lshr_ln38_1_cast_loc_channel_dout),
    .if_num_data_valid(lshr_ln38_1_cast_loc_channel_num_data_valid),
    .if_fifo_cap(lshr_ln38_1_cast_loc_channel_fifo_cap),
    .if_empty_n(lshr_ln38_1_cast_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry5165_proc_U0_ap_ready <= ap_sync_Block_entry5165_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_N_cast4617_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_N_cast4617_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_N_cast4617_loc_channel <= ap_sync_channel_write_N_cast4617_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_P_cast4614_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_P_cast4614_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_P_cast4614_loc_channel <= ap_sync_channel_write_P_cast4614_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_add_ln38_1_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_add_ln38_1_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_add_ln38_1_loc_channel <= ap_sync_channel_write_add_ln38_1_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_cmp1922_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_cmp1922_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_cmp1922_loc_channel <= ap_sync_channel_write_cmp1922_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel <= ap_sync_channel_write_lshr_ln38_1_cast_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry5165_proc_U0_ap_done & Block_entry5165_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sext_ln38_1_loc_channel <= ap_sync_channel_write_sext_ln38_1_loc_channel;
        end
    end
end

assign Block_entry5165_proc_U0_ap_continue = (ap_sync_channel_write_sext_ln38_1_loc_channel & ap_sync_channel_write_lshr_ln38_1_cast_loc_channel & ap_sync_channel_write_cmp1922_loc_channel & ap_sync_channel_write_add_ln38_1_loc_channel & ap_sync_channel_write_P_cast4614_loc_channel & ap_sync_channel_write_N_cast4617_loc_channel);

assign Block_entry5165_proc_U0_ap_start = ((ap_sync_reg_Block_entry5165_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_VITIS_LOOP_38_1_proc_U0_ap_continue = 1'b1;

assign Loop_VITIS_LOOP_38_1_proc_U0_ap_start = (sext_ln38_1_loc_channel_empty_n & lshr_ln38_1_cast_loc_channel_empty_n & (ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready ^ 1'b1) & cmp1922_loc_channel_empty_n & ap_start & add_ln38_1_loc_channel_empty_n & P_cast4614_loc_channel_empty_n & N_cast4617_loc_channel_empty_n);

assign ap_channel_done_N_cast4617_loc_channel = ((ap_sync_reg_channel_write_N_cast4617_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_channel_done_P_cast4614_loc_channel = ((ap_sync_reg_channel_write_P_cast4614_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_channel_done_add_ln38_1_loc_channel = ((ap_sync_reg_channel_write_add_ln38_1_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_channel_done_cmp1922_loc_channel = ((ap_sync_reg_channel_write_cmp1922_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_channel_done_lshr_ln38_1_cast_loc_channel = ((ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_channel_done_sext_ln38_1_loc_channel = ((ap_sync_reg_channel_write_sext_ln38_1_loc_channel ^ 1'b1) & Block_entry5165_proc_U0_ap_done);

assign ap_done = Loop_VITIS_LOOP_38_1_proc_U0_ap_done;

assign ap_idle = ((1'b1 ^ add_ln38_1_loc_channel_empty_n) & (1'b1 ^ P_cast4614_loc_channel_empty_n) & (1'b1 ^ N_cast4617_loc_channel_empty_n) & (lshr_ln38_1_cast_loc_channel_empty_n ^ 1'b1) & (sext_ln38_1_loc_channel_empty_n ^ 1'b1) & (cmp1922_loc_channel_empty_n ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_idle & Block_entry5165_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry5165_proc_U0_ap_ready = (ap_sync_reg_Block_entry5165_proc_U0_ap_ready | Block_entry5165_proc_U0_ap_ready);

assign ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready | Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

assign ap_sync_channel_write_N_cast4617_loc_channel = ((ap_channel_done_N_cast4617_loc_channel & N_cast4617_loc_channel_full_n) | ap_sync_reg_channel_write_N_cast4617_loc_channel);

assign ap_sync_channel_write_P_cast4614_loc_channel = ((ap_channel_done_P_cast4614_loc_channel & P_cast4614_loc_channel_full_n) | ap_sync_reg_channel_write_P_cast4614_loc_channel);

assign ap_sync_channel_write_add_ln38_1_loc_channel = ((ap_channel_done_add_ln38_1_loc_channel & add_ln38_1_loc_channel_full_n) | ap_sync_reg_channel_write_add_ln38_1_loc_channel);

assign ap_sync_channel_write_cmp1922_loc_channel = ((cmp1922_loc_channel_full_n & ap_channel_done_cmp1922_loc_channel) | ap_sync_reg_channel_write_cmp1922_loc_channel);

assign ap_sync_channel_write_lshr_ln38_1_cast_loc_channel = ((lshr_ln38_1_cast_loc_channel_full_n & ap_channel_done_lshr_ln38_1_cast_loc_channel) | ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel);

assign ap_sync_channel_write_sext_ln38_1_loc_channel = ((sext_ln38_1_loc_channel_full_n & ap_channel_done_sext_ln38_1_loc_channel) | ap_sync_reg_channel_write_sext_ln38_1_loc_channel);

assign ap_sync_ready = (ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready & ap_sync_Block_entry5165_proc_U0_ap_ready);

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;

assign gmem1_RID = 1'd0;

assign gmem1_RLAST = 1'b0;

assign gmem1_RRESP = 2'd0;

assign gmem1_RUSER = 1'd0;

assign gmem2_BID = 1'd0;

assign gmem2_BRESP = 2'd0;

assign gmem2_BUSER = 1'd0;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "matrix_mul_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //matrix_mul

