<stg><name>resizeNNBilinear_Pipeline_VITIS_LOOP_411_5</name>


<trans_list>

<trans id="327" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %nextYScale_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nextYScale_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indexy_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indexy_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val

]]></Node>
<StgValue><ssdm name="imgInput_cols_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp71_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp71

]]></Node>
<StgValue><ssdm name="cmp71_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:10 %indexx_pre_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %indexx_pre_1

]]></Node>
<StgValue><ssdm name="indexx_pre_1_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
newFuncRoot:11 %shl_i_i_i_i_i_read = read i54 @_ssdm_op_Read.ap_auto.i54, i54 %shl_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %tmp = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:14 %tmp_cast_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_cast_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:15 %add_i_i_i_i_i349_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i349_i

]]></Node>
<StgValue><ssdm name="add_i_i_i_i_i349_i_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:16 %indexy_pre_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %indexy_pre_1

]]></Node>
<StgValue><ssdm name="indexy_pre_1_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %tmp_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:18 %tmp_cast_read_66 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast_30

]]></Node>
<StgValue><ssdm name="tmp_cast_read_66"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:19 %add_i_i_i_i_i475_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i475_i

]]></Node>
<StgValue><ssdm name="add_i_i_i_i_i475_i_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:20 %tmp_5 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %empty_29

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:21 %shr_i_i_i_i102_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %shr_i_i_i_i102_cast

]]></Node>
<StgValue><ssdm name="shr_i_i_i_i102_cast_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
newFuncRoot:22 %tmp_6 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %empty_28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %first_row_index_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %first_row_index_6

]]></Node>
<StgValue><ssdm name="first_row_index_6_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %sub97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub97

]]></Node>
<StgValue><ssdm name="sub97_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %slt_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %slt

]]></Node>
<StgValue><ssdm name="slt_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val

]]></Node>
<StgValue><ssdm name="imgOutput_cols_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %cmp308_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp308

]]></Node>
<StgValue><ssdm name="cmp308_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %sub309_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub309

]]></Node>
<StgValue><ssdm name="sub309_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %loop_col_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %loop_col_count

]]></Node>
<StgValue><ssdm name="loop_col_count_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:31 %nextYScale_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %nextYScale

]]></Node>
<StgValue><ssdm name="nextYScale_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:32 %indexy_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %indexy

]]></Node>
<StgValue><ssdm name="indexy_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %store_ln411 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i17 %indexy_read, i17 %indexy_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i17 %nextYScale_read, i17 %nextYScale_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body57:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.body57:1 %zext_ln411_1 = zext i8 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln411_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body57:2 %icmp_ln411 = icmp_slt  i32 %zext_ln411_1, i32 %loop_col_count_read

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body57:3 %add_ln411 = add i8 %j_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body57:4 %br_ln411 = br i1 %icmp_ln411, void %for.end345.loopexit_ifconv.exitStub, void %for.body57.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body57.split_ifconv:7 %sub_ln243 = sub i22 0, i22 %shr_i_i_i_i102_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln243"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body57.split_ifconv:8 %icmp_ln243 = icmp_ne  i22 %tmp_5, i22 %sub_ln243

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body57.split_ifconv:11 %icmp_ln249 = icmp_ne  i22 %indexy_pre_1_read, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:12 %select_ln249 = select i1 %icmp_ln249, i17 %add_i_i_i_i_i349_i_read, i17 %tmp_cast_read

]]></Node>
<StgValue><ssdm name="select_ln249"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:13 %indexy_2 = select i1 %tmp_3, i17 %select_ln249, i17 %tmp_cast_read

]]></Node>
<StgValue><ssdm name="indexy_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="17">
<![CDATA[
for.body57.split_ifconv:14 %trunc_ln251 = trunc i17 %indexy_2

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body57.split_ifconv:33 %br_ln427 = br i1 %cmp71_read, void %if.end82, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %icmp_ln430 = icmp_slt  i32 %zext_ln411_1, i32 %imgInput_cols_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln430"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end82:9 %switch_ln444 = switch i32 %first_row_index_6_read, void %VITIS_LOOP_487_10, i32 0, void %VITIS_LOOP_445_6, i32 1, void %VITIS_LOOP_466_8

]]></Node>
<StgValue><ssdm name="switch_ln444"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end300:4 %br_ln508 = br i1 %slt_read, void %land.lhs.true, void %for.inc343

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="17">
<![CDATA[
land.lhs.true:0 %zext_ln509 = zext i17 %indexy_2

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:1 %icmp_ln509 = icmp_eq  i32 %sub_read, i32 %zext_ln509

]]></Node>
<StgValue><ssdm name="icmp_ln509"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:2 %and_ln509 = and i1 %icmp_ln509, i1 %cmp308_read

]]></Node>
<StgValue><ssdm name="and_ln509"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:3 %icmp_ln511 = icmp_slt  i32 %zext_ln411_1, i32 %imgOutput_cols_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:4 %br_ln509 = br i1 %and_ln509, void %lor.lhs.false, void %if.then311

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false:0 %icmp_ln510 = icmp_eq  i32 %sub309_read, i32 %zext_ln509

]]></Node>
<StgValue><ssdm name="icmp_ln510"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false:1 %and_ln508 = and i1 %icmp_ln510, i1 %icmp_ln511

]]></Node>
<StgValue><ssdm name="and_ln508"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false:2 %br_ln508 = br i1 %and_ln508, void %for.inc343, void %if.then314_ifconv

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then311:0 %br_ln511 = br i1 %icmp_ln511, void %for.inc343, void %if.then314_ifconv

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc343:0 %store_ln411 = store i8 %add_ln411, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc343:1 %store_ln249 = store i17 %indexy_2, i17 %indexy_1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8">
<![CDATA[
for.body57.split_ifconv:4 %trunc_ln417 = trunc i8 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln417"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.body57.split_ifconv:5 %zext_ln417 = zext i7 %trunc_ln417

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:9 %select_ln243 = select i1 %icmp_ln243, i17 %add_i_i_i_i_i475_i_read, i17 %tmp_cast_read_66

]]></Node>
<StgValue><ssdm name="select_ln243"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:10 %nextYScale_2 = select i1 %tmp_4, i17 %select_ln243, i17 %tmp_cast_read_66

]]></Node>
<StgValue><ssdm name="nextYScale_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="17">
<![CDATA[
if.then:0 %zext_ln428 = zext i17 %nextYScale_2

]]></Node>
<StgValue><ssdm name="zext_ln428"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %icmp_ln428 = icmp_slt  i32 %zext_ln428, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:2 %xor_ln428 = xor i1 %icmp_ln428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln428"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:4 %and_ln428 = and i1 %xor_ln428, i1 %icmp_ln430

]]></Node>
<StgValue><ssdm name="and_ln428"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:5 %br_ln428 = br i1 %and_ln428, void %if.end82, void %if.then76

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc343:2 %store_ln243 = store i17 %nextYScale_2, i17 %nextYScale_1

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
for.inc343:3 %br_ln411 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="95" st_id="3" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="96" st_id="4" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="97" st_id="5" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="99" st_id="7" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="48">
<![CDATA[
for.body57.split_ifconv:6 %indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6

]]></Node>
<StgValue><ssdm name="indexx_pre_comp"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="54" op_0_bw="42">
<![CDATA[
for.body57.split_ifconv:18 %zext_ln263 = zext i42 %indexx_pre_comp

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body57.split_ifconv:19 %icmp_ln263 = icmp_slt  i54 %shl_i_i_i_i_i_read, i54 %zext_ln263

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.body57.split_ifconv:17 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp, i32 41

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
for.body57.split_ifconv:20 %indexx_pre_2 = select i1 %icmp_ln263, i42 %indexx_pre_1_read, i42 %indexx_pre_comp

]]></Node>
<StgValue><ssdm name="indexx_pre_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
for.body57.split_ifconv:21 %indexx_pre_3 = select i1 %tmp_7, i42 0, i42 %indexx_pre_2

]]></Node>
<StgValue><ssdm name="indexx_pre_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body57.split_ifconv:22 %trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexx_pre_3, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.body57.split_ifconv:23 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="42">
<![CDATA[
for.body57.split_ifconv:24 %trunc_ln266 = trunc i42 %indexx_pre_3

]]></Node>
<StgValue><ssdm name="trunc_ln266"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body57.split_ifconv:25 %icmp_ln266 = icmp_eq  i22 %trunc_ln266, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body57.split_ifconv:26 %add_ln266 = add i17 %trunc_ln, i17 1

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:27 %select_ln266 = select i1 %icmp_ln266, i17 %trunc_ln, i17 %add_ln266

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body57.split_ifconv:28 %idx_2 = select i1 %tmp_8, i17 %select_ln266, i17 %trunc_ln

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="17">
<![CDATA[
for.body57.split_ifconv:29 %trunc_ln268 = trunc i17 %idx_2

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="22">
<![CDATA[
for.body57.split_ifconv:30 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln268, i22 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="42">
<![CDATA[
for.body57.split_ifconv:31 %trunc_ln267 = trunc i42 %indexx_pre_3

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body57.split_ifconv:32 %sub_ln267 = sub i24 %trunc_ln267, i24 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln267"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
<literal name="and_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then76:0 %in_mat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_data

]]></Node>
<StgValue><ssdm name="in_mat_data_read"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="cmp71_read" val="1"/>
<literal name="and_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then76:1 %br_ln434 = br void %if.end82

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="17">
<![CDATA[
if.end82:2 %idx = zext i17 %idx_2

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end82:4 %not_cmp_i_i176 = icmp_ne  i32 %sub97_read, i32 %idx

]]></Node>
<StgValue><ssdm name="not_cmp_i_i176"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then314_ifconv:2 %Wx = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln267, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="Wx"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
for.body57.split_ifconv:0 %zext_ln411 = zext i8 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end82:0 %read_pixel = phi i8 %in_mat_data_read, void %if.then76, i8 0, void %for.body57.split_ifconv, i8 0, void %if.then

]]></Node>
<StgValue><ssdm name="read_pixel"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end82:1 %flag_write = phi i1 1, void %if.then76, i1 0, void %for.body57.split_ifconv, i1 0, void %if.then

]]></Node>
<StgValue><ssdm name="flag_write"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="17">
<![CDATA[
if.end82:3 %empty_68 = trunc i17 %idx_2

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="1">
<![CDATA[
if.end82:5 %zext_ln450 = zext i1 %not_cmp_i_i176

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end82:6 %idx_nxt = add i7 %empty_68, i7 %zext_ln450

]]></Node>
<StgValue><ssdm name="idx_nxt"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
if.end82:7 %zext_ln452 = zext i17 %idx_2

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="7">
<![CDATA[
if.end82:8 %zext_ln453 = zext i7 %idx_nxt

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_466_8:0 %line_buffer_1_addr_2 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_466_8:1 %line_buffer_2_addr_2 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:2 %line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_466_8:3 %line_buffer_1_addr_3 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_466_8:4 %line_buffer_2_addr_3 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:5 %line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:6 %line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_2"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:7 %line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_3"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_466_8:8 %br_ln478 = br i1 %flag_write, void %if.end226, void %VITIS_LOOP_479_9

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_479_9:0 %line_buffer_addr_4 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="line_buffer_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
VITIS_LOOP_479_9:1 %store_ln483 = store i8 %read_pixel, i7 %line_buffer_addr_4

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_479_9:2 %br_ln485 = br void %if.end226

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_445_6:0 %line_buffer_addr_2 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_445_6:1 %line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:2 %line_buffer_load_2 = load i7 %line_buffer_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_445_6:3 %line_buffer_addr_3 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_445_6:4 %line_buffer_1_addr_1 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:5 %line_buffer_load_3 = load i7 %line_buffer_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:6 %line_buffer_1_load = load i7 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:7 %line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_445_6:8 %br_ln457 = br i1 %flag_write, void %if.end152, void %VITIS_LOOP_458_7

]]></Node>
<StgValue><ssdm name="br_ln457"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_458_7:0 %line_buffer_2_addr_4 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
VITIS_LOOP_458_7:1 %store_ln462 = store i8 %read_pixel, i7 %line_buffer_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="0"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_458_7:2 %br_ln464 = br void %if.end152

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_487_10:0 %line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_487_10:1 %line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:2 %line_buffer_2_load = load i7 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_487_10:3 %line_buffer_addr_1 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_487_10:4 %line_buffer_2_addr_1 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:5 %line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:6 %line_buffer_load = load i7 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:7 %line_buffer_load_1 = load i7 %line_buffer_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_487_10:8 %br_ln499 = br i1 %flag_write, void %if.end298, void %VITIS_LOOP_500_11

]]></Node>
<StgValue><ssdm name="br_ln499"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_500_11:0 %line_buffer_1_addr_4 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
VITIS_LOOP_500_11:1 %store_ln504 = store i8 %read_pixel, i7 %line_buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="flag_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_500_11:2 %br_ln506 = br void %if.end298

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="166" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:2 %line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:5 %line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:6 %line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_466_8:7 %line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_3"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end226:0 %br_ln486 = br void %if.end300

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:2 %line_buffer_load_2 = load i7 %line_buffer_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:5 %line_buffer_load_3 = load i7 %line_buffer_addr_3

]]></Node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:6 %line_buffer_1_load = load i7 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_445_6:7 %line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
if.end152:0 %br_ln465 = br void %if.end300

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:2 %line_buffer_2_load = load i7 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:5 %line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:6 %line_buffer_load = load i7 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln510" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
<literal name="slt_read" val="0"/>
<literal name="icmp_ln509" val="1"/>
<literal name="cmp308_read" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_487_10:7 %line_buffer_load_1 = load i7 %line_buffer_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
<literal name="first_row_index_6_read" val="!0"/>
<literal name="first_row_index_6_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.end298:0 %br_ln0 = br void %if.end300

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body57.split_ifconv:1 %specpipeline_ln413 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln413"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body57.split_ifconv:2 %speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln414"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body57.split_ifconv:3 %specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln411"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="22">
<![CDATA[
for.body57.split_ifconv:15 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln251, i22 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body57.split_ifconv:16 %sub_ln250 = sub i24 %tmp, i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln250"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end300:0 %B1 = phi i8 %line_buffer_1_load_1, void %if.end152, i8 %line_buffer_load_1, void %if.end298, i8 %line_buffer_2_load_3, void %if.end226

]]></Node>
<StgValue><ssdm name="B1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end300:1 %B0 = phi i8 %line_buffer_1_load, void %if.end152, i8 %line_buffer_load, void %if.end298, i8 %line_buffer_2_load_2, void %if.end226

]]></Node>
<StgValue><ssdm name="B0"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end300:2 %p_0_0_066256 = phi i8 %line_buffer_load_3, void %if.end152, i8 %line_buffer_2_load_1, void %if.end298, i8 %line_buffer_1_load_3, void %if.end226

]]></Node>
<StgValue><ssdm name="p_0_0_066256"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end300:3 %empty_67 = phi i8 %line_buffer_load_2, void %if.end152, i8 %line_buffer_2_load, void %if.end298, i8 %line_buffer_1_load_2, void %if.end226

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then314_ifconv:0 %Wy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln250, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="Wy"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="12">
<![CDATA[
if.then314_ifconv:7 %zext_ln512 = zext i12 %Wx

]]></Node>
<StgValue><ssdm name="zext_ln512"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then314_ifconv:8 %A0 = select i1 %icmp_ln509, i8 %B0, i8 %empty_67

]]></Node>
<StgValue><ssdm name="A0"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then314_ifconv:9 %A1 = select i1 %icmp_ln509, i8 %B1, i8 %p_0_0_066256

]]></Node>
<StgValue><ssdm name="A1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
if.then314_ifconv:10 %zext_ln52 = zext i8 %A0

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="8">
<![CDATA[
if.then314_ifconv:11 %zext_ln52_1 = zext i8 %B1

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then314_ifconv:12 %add_ln52 = add i9 %zext_ln52_1, i9 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
if.then314_ifconv:13 %zext_ln52_2 = zext i8 %B0

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
if.then314_ifconv:14 %zext_ln52_3 = zext i8 %A1

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then314_ifconv:15 %add_ln52_1 = add i9 %zext_ln52_3, i9 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="9">
<![CDATA[
if.then314_ifconv:16 %zext_ln52_4 = zext i9 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="9">
<![CDATA[
if.then314_ifconv:17 %zext_ln52_5 = zext i9 %add_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then314_ifconv:18 %val0 = sub i10 %zext_ln52_4, i10 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="val0"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then314_ifconv:19 %sub_ln53 = sub i9 %zext_ln52_2, i9 %zext_ln52

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then314_ifconv:20 %sub_ln54 = sub i9 %zext_ln52_3, i9 %zext_ln52

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="21" op_0_bw="9">
<![CDATA[
if.then314_ifconv:26 %sext_ln58 = sext i9 %sub_ln54

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then314_ifconv:27 %P3 = mul i21 %zext_ln512, i21 %sext_ln58

]]></Node>
<StgValue><ssdm name="P3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="12">
<![CDATA[
if.then314_ifconv:1 %Wy_1 = zext i12 %Wy

]]></Node>
<StgValue><ssdm name="Wy_1"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="12">
<![CDATA[
if.then314_ifconv:3 %Wx_1 = zext i12 %Wx

]]></Node>
<StgValue><ssdm name="Wx_1"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then314_ifconv:4 %conv10_i_i_i = mul i24 %Wx_1, i24 %Wy_1

]]></Node>
<StgValue><ssdm name="conv10_i_i_i"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then314_ifconv:5 %Wxy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %conv10_i_i_i, i32 10, i32 21

]]></Node>
<StgValue><ssdm name="Wxy"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="12">
<![CDATA[
if.then314_ifconv:6 %Wxy_1 = zext i12 %Wxy

]]></Node>
<StgValue><ssdm name="Wxy_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="10">
<![CDATA[
if.then314_ifconv:21 %sext_ln56 = sext i10 %val0

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then314_ifconv:22 %P1 = mul i22 %Wxy_1, i22 %sext_ln56

]]></Node>
<StgValue><ssdm name="P1"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="9">
<![CDATA[
if.then314_ifconv:23 %sext_ln57 = sext i9 %sub_ln53

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="21" op_0_bw="12">
<![CDATA[
if.then314_ifconv:24 %zext_ln57 = zext i12 %Wy

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then314_ifconv:25 %P2 = mul i21 %zext_ln57, i21 %sext_ln57

]]></Node>
<StgValue><ssdm name="P2"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then314_ifconv:27 %P3 = mul i21 %zext_ln512, i21 %sext_ln58

]]></Node>
<StgValue><ssdm name="P3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="218" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then314_ifconv:22 %P1 = mul i22 %Wxy_1, i22 %sext_ln56

]]></Node>
<StgValue><ssdm name="P1"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then314_ifconv:27 %P3 = mul i21 %zext_ln512, i21 %sext_ln58

]]></Node>
<StgValue><ssdm name="P3"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="21">
<![CDATA[
if.then314_ifconv:30 %sext_ln61_1 = sext i21 %P2

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="21">
<![CDATA[
if.then314_ifconv:31 %sext_ln61_2 = sext i21 %P3

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then314_ifconv:32 %add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="223" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then314_ifconv:22 %P1 = mul i22 %Wxy_1, i22 %sext_ln56

]]></Node>
<StgValue><ssdm name="P1"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="22">
<![CDATA[
if.then314_ifconv:29 %sext_ln61 = sext i22 %P1

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then314_ifconv:32 %add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="22">
<![CDATA[
if.then314_ifconv:33 %sext_ln61_4 = sext i22 %add_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then314_ifconv:34 %add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
if.then314_ifconv:28 %P4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %A0, i10 0

]]></Node>
<StgValue><ssdm name="P4"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then314_ifconv:34 %add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="23">
<![CDATA[
if.then314_ifconv:35 %sext_ln61_3 = sext i23 %add_ln61_1

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="18">
<![CDATA[
if.then314_ifconv:36 %zext_ln61 = zext i18 %P4

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then314_ifconv:37 %add_ln61_2 = add i24 %sext_ln61_3, i24 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then314_ifconv:38 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln61_2, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="24">
<![CDATA[
if.then314_ifconv:40 %trunc_ln61 = trunc i24 %add_ln61_2

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then314_ifconv:41 %icmp_ln61 = icmp_eq  i10 %trunc_ln61, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.end345.loopexit_ifconv.exitStub:0 %nextYScale_1_load = load i17 %nextYScale_1

]]></Node>
<StgValue><ssdm name="nextYScale_1_load"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.end345.loopexit_ifconv.exitStub:1 %indexy_1_load = load i17 %indexy_1

]]></Node>
<StgValue><ssdm name="indexy_1_load"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end345.loopexit_ifconv.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %indexy_1_out, i17 %indexy_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end345.loopexit_ifconv.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %nextYScale_1_out, i17 %nextYScale_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
for.end345.loopexit_ifconv.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.then314_ifconv:39 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
<literal name="icmp_ln61" val="0"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
<literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then314_ifconv:42 %add_ln61_3 = add i8 %trunc_ln1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then314_ifconv:43 %select_ln61 = select i1 %icmp_ln61, i8 %trunc_ln1, i8 %add_ln61_3

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then314_ifconv:44 %currentoutput = select i1 %tmp_9, i8 %select_ln61, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="currentoutput"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then314_ifconv:45 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_resize_mat_data, i8 %currentoutput

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="1"/>
<literal name="icmp_ln511" val="1"/>
</and_exp><and_exp><literal name="slt_read" val="0"/>
<literal name="and_ln509" val="0"/>
<literal name="and_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
if.then314_ifconv:46 %br_ln527 = br void %for.inc343

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
