Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 17:59:37 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Simon_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.961        0.000                      0                  100        0.127        0.000                      0                  100        3.020        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.961        0.000                      0                   86        0.127        0.000                      0                   86        3.020        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.466        0.000                      0                   14        0.463        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.196ns (28.896%)  route 2.943ns (71.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.419     5.825 r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=11, routed)          1.009     6.834    Simon_DUT/INST_SERIAL_CNT/serial_cnt_out[2]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.327     7.161 r  Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[77]_srl19_i_6/O
                         net (fo=1, routed)           0.583     7.745    Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[77]_srl19_i_6_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.326     8.071 r  Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[77]_srl19_i_2/O
                         net (fo=1, routed)           0.798     8.869    Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[77]_srl19_i_2_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[77]_srl19_i_1/O
                         net (fo=1, routed)           0.553     9.545    Simon_DUT/INST_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19/CLK
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    13.506    Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.202ns (32.674%)  route 2.477ns (67.326%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.419     5.827 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=13, routed)          1.330     7.157    INST_CNT/cnt_out_W[1]
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.327     7.484 f  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.266     7.750    INST_CNT/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.332     8.082 r  INST_CNT/FSM_onehot_current_state[6]_i_2/O
                         net (fo=2, routed)           0.881     8.963    INST_CNT/FSM_onehot_current_state_reg[6]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.124     9.087 r  INST_CNT/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     9.087    INST_CNT_n_3
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.029    13.377    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.196ns (32.509%)  route 2.483ns (67.491%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.419     5.827 f  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=13, routed)          1.331     7.158    INST_CNT/cnt_out_W[1]
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.327     7.485 f  INST_CNT/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.433     7.919    INST_CNT/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.326     8.245 r  INST_CNT/FSM_onehot_current_state[4]_i_2/O
                         net (fo=2, routed)           0.719     8.963    Simon_DUT/INST_IS_SHIFTREG/cnt_internal_value_reg[2]
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.087 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     9.087    Simon_DUT_n_1
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.196ns (33.835%)  route 2.339ns (66.165%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.419     5.827 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=13, routed)          1.331     7.158    INST_CNT/cnt_out_W[1]
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.327     7.485 r  INST_CNT/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.433     7.919    INST_CNT/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.326     8.245 f  INST_CNT/FSM_onehot_current_state[4]_i_2/O
                         net (fo=2, routed)           0.574     8.819    INST_CNT/FSM_onehot_current_state_reg[3]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.943 r  INST_CNT/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     8.943    INST_CNT_n_4
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.032    13.383    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.202ns (36.431%)  route 2.097ns (63.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.419     5.827 f  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=13, routed)          1.330     7.157    INST_CNT/cnt_out_W[1]
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.327     7.484 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.266     7.750    INST_CNT/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.332     8.082 f  INST_CNT/FSM_onehot_current_state[6]_i_2/O
                         net (fo=2, routed)           0.502     8.584    Simon_DUT/INST_IS_SHIFTREG/cnt_internal_value_reg[6]
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.708    Simon_DUT_n_0
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.890ns (29.825%)  route 2.094ns (70.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.719     6.643    Simon_DUT/INST_IS_SHIFTREG/FSM_sequential_current_state_reg[1][0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.767 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg[47]_i_6/O
                         net (fo=4, routed)           0.747     7.514    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.638 f  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_reg_internal[1]_i_1/O
                         net (fo=1, routed)           0.149     7.787    Simon_DUT/INST_SERIAL_CNT/xlnx_opt_E[0]
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.911 r  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_reg_internal[1]_i_1_1/O
                         net (fo=2, routed)           0.479     8.390    Simon_DUT/INST_END_ENCRYPT_FSR/E[0]
    SLICE_X41Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X41Y54         FDPE (Setup_fdpe_C_CE)      -0.205    13.105    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.890ns (29.825%)  route 2.094ns (70.175%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.719     6.643    Simon_DUT/INST_IS_SHIFTREG/FSM_sequential_current_state_reg[1][0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.767 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg[47]_i_6/O
                         net (fo=4, routed)           0.747     7.514    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.638 f  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_reg_internal[1]_i_1/O
                         net (fo=1, routed)           0.149     7.787    Simon_DUT/INST_SERIAL_CNT/xlnx_opt_E[0]
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.911 r  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_reg_internal[1]_i_1_1/O
                         net (fo=2, routed)           0.479     8.390    Simon_DUT/INST_END_ENCRYPT_FSR/E[0]
    SLICE_X41Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.205    13.105    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.477%)  route 2.299ns (73.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=11, routed)          1.310     7.172    Simon_DUT/INST_IS_SHIFTREG/cnt_internal_value_reg[4]_0[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.296 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[47]_i_2_1/O
                         net (fo=1, routed)           0.574     7.870    Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_IS_INPUT_MUX_OUT_3
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.994 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[47]_i_2_2/O
                         net (fo=1, routed)           0.416     8.410    Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_IS_INPUT_MUX_OUT_2
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[47]_i_2_5/O
                         net (fo=1, routed)           0.000     8.534    Simon_DUT/INST_IS_SHIFTREG/IS_INPUT_MUX_OUT
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[47]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.029    13.339    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.766ns (30.307%)  route 1.761ns (69.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.474     6.398    Simon_DUT/INST_lfsr/out[0]
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.522 r  Simon_DUT/INST_lfsr/temp_reg[47]_i_3/O
                         net (fo=1, routed)           0.800     7.322    Simon_DUT/INST_lfsr/temp_reg[47]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  Simon_DUT/INST_lfsr/temp_reg[47]_i_1/O
                         net (fo=11, routed)          0.488     7.934    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.793    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.766ns (29.891%)  route 1.797ns (70.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.474     6.398    Simon_DUT/INST_lfsr/out[0]
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.522 r  Simon_DUT/INST_lfsr/temp_reg[47]_i_3/O
                         net (fo=1, routed)           0.800     7.322    Simon_DUT/INST_lfsr/temp_reg[47]_i_3_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  Simon_DUT/INST_lfsr/temp_reg[47]_i_1/O
                         net (fo=11, routed)          0.523     7.969    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562    12.953    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.829    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  4.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[46]/Q
                         net (fo=2, routed)           0.129     1.770    Simon_DUT/INST_IS_SHIFTREG/IS_2n2_out
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     2.015    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.643    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.499    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/Q
                         net (fo=2, routed)           0.121     1.784    Simon_DUT/INST_KEY_REG/D[0]
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.070     1.584    Simon_DUT/INST_KEY_REG/temp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.787%)  route 0.130ns (41.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  INST_CNT/cnt_internal_value_reg[5]/Q
                         net (fo=9, routed)           0.130     1.771    INST_CNT/cnt_out_W[5]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  INST_CNT/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    INST_CNT_n_4
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.092     1.605    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.110%)  route 0.134ns (41.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[5]/Q
                         net (fo=9, routed)           0.134     1.775    INST_CNT/cnt_out_W[5]
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  INST_CNT/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    INST_CNT_n_5
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.092     1.605    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.408%)  route 0.208ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.499    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[51]/Q
                         net (fo=2, routed)           0.208     1.848    Simon_DUT/INST_KEY_REG/KEY_REG_2n3_out
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.016    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/CLK
                         clock pessimism             -0.504     1.512    
    SLICE_X38Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.629    Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.499    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[24]/Q
                         net (fo=2, routed)           0.213     1.853    Simon_DUT/INST_KEY_REG/KEY_REG_n_out
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     2.016    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/CLK
                         clock pessimism             -0.504     1.512    
    SLICE_X38Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.627    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.690%)  route 0.179ns (58.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[22]/Q
                         net (fo=2, routed)           0.179     1.807    Simon_DUT/INST_IS_SHIFTREG/IS_n2_out
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.579    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/Q
                         net (fo=1, routed)           0.170     1.811    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal[0]
    SLICE_X41Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.066     1.566    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.103%)  route 0.152ns (44.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[5]/Q
                         net (fo=9, routed)           0.152     1.792    INST_CNT/cnt_out_W[5]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  INST_CNT/cnt_internal_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    INST_CNT/cnt_internal_value[5]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     1.592    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.413%)  route 0.201ns (51.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=12, routed)          0.201     1.842    INST_CNT/cnt_out_W[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I1_O)        0.048     1.890 r  INST_CNT/cnt_internal_value[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    INST_CNT/cnt_internal_value[4]_i_1__0_n_0
    SLICE_X39Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     2.015    INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.105     1.639    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[17]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[41]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[26]_srl25/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_KEY_REG/temp_reg_reg[77]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.580ns (28.571%)  route 1.450ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.565     7.438    INST_CNT/cnt_rst_W
    SLICE_X39Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562    12.953    INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.927%)  route 1.425ns (71.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.885     6.749    INST_CNT/out[3]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.873 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.540     7.413    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.518ns (33.608%)  route 1.023ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.023     6.948    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X36Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.518ns (33.608%)  route 1.023ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.023     6.948    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X36Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.518ns (33.608%)  route 1.023ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.023     6.948    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X36Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.140%)  route 0.245ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.245     1.906    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X41Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.444    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.953%)  route 0.319ns (66.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.319     1.981    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X41Y54         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.444    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.953%)  route 0.319ns (66.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.319     1.981    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X41Y54         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X41Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.437%)  route 0.339ns (64.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.192     2.025    INST_CNT/cnt_rst_W
    SLICE_X39Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     2.015    INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.775%)  route 0.334ns (64.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.787    INST_CNT/out[5]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.832 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.187     2.020    INST_CNT/cnt_rst_W
    SLICE_X41Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    





