Analysis & Synthesis report for robot
Sun May 17 18:47:26 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|state
 11. State Machine - |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|state
 12. State Machine - |robot|pmod_color_sensor:daColorSensor|state
 13. State Machine - |robot|pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|state
 14. State Machine - |robot|spi_slave_mu:spi_slave_instance|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: speed_pll50:mapll
 22. Parameter Settings for User Entity Instance: my_pll:pll_clock|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: pmod_color_sensor:daColorSensor
 24. Parameter Settings for User Entity Instance: pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "UART_Dynamixel:myDyna"
 28. Port Connectivity Checks: "pmod_color_sensor:daColorSensor"
 29. Port Connectivity Checks: "spi_slave_mu:spi_slave_instance"
 30. Port Connectivity Checks: "quad:odometerL"
 31. Port Connectivity Checks: "quad:odometerR"
 32. Port Connectivity Checks: "quad:encoder_RL"
 33. Port Connectivity Checks: "quad:encoder_FL"
 34. Port Connectivity Checks: "my_pll:pll_clock"
 35. Port Connectivity Checks: "speed_pll50:mapll"
 36. Signal Tap Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 17 18:47:26 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; robot                                       ;
; Top-level Entity Name              ; robot                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,472                                       ;
;     Total combinational functions  ; 1,644                                       ;
;     Dedicated logic registers      ; 1,735                                       ;
; Total registers                    ; 1735                                        ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; robot              ; robot              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; robot.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv                                                           ;             ;
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv                                                           ;             ;
; encoders.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv                                                        ;             ;
; TCS34725 read-write/pmod_color_sensor.vhd                          ; yes             ; User VHDL File                               ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/pmod_color_sensor.vhd                          ;             ;
; TCS34725 read-write/i2c_master.vhd                                 ; yes             ; User VHDL File                               ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/i2c_master.vhd                                 ;             ;
; UART_Dynamixel.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv                                                  ;             ;
; speed_pll50.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/speed_pll50.sv                                                     ;             ;
; my_pll.v                                                           ; yes             ; Auto-Found Wizard-Generated File             ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v                                                           ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                      ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                               ;             ;
; db/my_pll_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                    ;             ;
; db/altsyncram_4e24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/altsyncram_4e24.tdf                                             ;             ;
; db/decode_bua.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/decode_bua.tdf                                                  ;             ;
; db/mux_mob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/mux_mob.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                    ;             ;
; db/mux_usc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/mux_usc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                         ;             ;
; db/cntr_pei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_pei.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_ogc.tdf                                                    ;             ;
; db/cntr_mcj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_mcj.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                     ; altera_sld  ;
; db/ip/sld487c298f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,472          ;
;                                             ;                ;
; Total combinational functions               ; 1644           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 699            ;
;     -- 3 input functions                    ; 494            ;
;     -- <=2 input functions                  ; 451            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1291           ;
;     -- arithmetic mode                      ; 353            ;
;                                             ;                ;
; Total registers                             ; 1735           ;
;     -- Dedicated logic registers            ; 1735           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 83             ;
; Total memory bits                           ; 393216         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 809            ;
; Total fan-out                               ; 12206          ;
; Average fan-out                             ; 3.32           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |robot                                                                                                                                  ; 1644 (0)            ; 1735 (0)                  ; 393216      ; 0            ; 0       ; 0         ; 83   ; 0            ; |robot                                                                                                                                                                                                                                                                                                                                            ; robot                             ; work         ;
;    |UART_Dynamixel:myDyna|                                                                                                              ; 342 (60)            ; 357 (90)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|UART_Dynamixel:myDyna                                                                                                                                                                                                                                                                                                                      ; UART_Dynamixel                    ; work         ;
;       |Baudrate_Generator:baudgen|                                                                                                      ; 22 (22)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|UART_Dynamixel:myDyna|Baudrate_Generator:baudgen                                                                                                                                                                                                                                                                                           ; Baudrate_Generator                ; work         ;
;       |UART_Dynamixel_RXD:rxd|                                                                                                          ; 112 (112)           ; 138 (138)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd                                                                                                                                                                                                                                                                                               ; UART_Dynamixel_RXD                ; work         ;
;       |UART_Dynamixel_TXD:txd|                                                                                                          ; 148 (125)           ; 118 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd                                                                                                                                                                                                                                                                                               ; UART_Dynamixel_TXD                ; work         ;
;          |UART_BYTE_TXD:ubyte|                                                                                                          ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|UART_BYTE_TXD:ubyte                                                                                                                                                                                                                                                                           ; UART_BYTE_TXD                     ; work         ;
;    |my_pll:pll_clock|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock                                                                                                                                                                                                                                                                                                                           ; my_pll                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |my_pll_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                                                                                                                                                                                      ; my_pll_altpll                     ; work         ;
;    |pmod_color_sensor:daColorSensor|                                                                                                    ; 316 (208)           ; 250 (197)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|pmod_color_sensor:daColorSensor                                                                                                                                                                                                                                                                                                            ; pmod_color_sensor                 ; work         ;
;       |i2c_master:i2c_master_0|                                                                                                         ; 108 (108)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0                                                                                                                                                                                                                                                                                    ; i2c_master                        ; work         ;
;    |quad:encoder_FL|                                                                                                                    ; 18 (18)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:encoder_FL                                                                                                                                                                                                                                                                                                                            ; quad                              ; work         ;
;    |quad:encoder_RL|                                                                                                                    ; 18 (18)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:encoder_RL                                                                                                                                                                                                                                                                                                                            ; quad                              ; work         ;
;    |quad:odometerL|                                                                                                                     ; 34 (34)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:odometerL                                                                                                                                                                                                                                                                                                                             ; quad                              ; work         ;
;    |quad:odometerR|                                                                                                                     ; 34 (34)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:odometerR                                                                                                                                                                                                                                                                                                                             ; quad                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 499 (2)             ; 515 (6)                   ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 497 (0)             ; 509 (0)                   ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 497 (88)            ; 509 (106)                 ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 37 (0)              ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_usc:auto_generated|                                                                                              ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                              ; mux_usc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 30 (0)              ; 4 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4e24:auto_generated|                                                                                         ; 30 (0)              ; 4 (4)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated                                                                                                                                                 ; altsyncram_4e24                   ; work         ;
;                   |decode_bua:decode2|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated|decode_bua:decode2                                                                                                                              ; decode_bua                        ; work         ;
;                   |mux_mob:mux3|                                                                                                        ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated|mux_mob:mux3                                                                                                                                    ; mux_mob                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 123 (123)           ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 20 (1)              ; 45 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 6 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 13 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 138 (9)             ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pei:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pei:auto_generated                                                             ; cntr_pei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_mcj:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated                                                                                      ; cntr_mcj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 27 (27)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |speed:speed_counter_FL|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|speed:speed_counter_FL                                                                                                                                                                                                                                                                                                                     ; speed                             ; work         ;
;    |speed:speed_counter_RL|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|speed:speed_counter_RL                                                                                                                                                                                                                                                                                                                     ; speed                             ; work         ;
;    |speed_pll50:mapll|                                                                                                                  ; 47 (47)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|speed_pll50:mapll                                                                                                                                                                                                                                                                                                                          ; speed_pll50                       ; work         ;
;    |spi_slave_mu:spi_slave_instance|                                                                                                    ; 208 (208)           ; 305 (305)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|spi_slave_mu:spi_slave_instance                                                                                                                                                                                                                                                                                                            ; spi_slave_mu                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 3            ; 131072       ; 3            ; 393216 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robot|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|state ;
+----------+----------+----------+----------+-------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0                      ;
+----------+----------+----------+----------+-------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                             ;
; state.S1 ; 0        ; 0        ; 1        ; 1                             ;
; state.S2 ; 0        ; 1        ; 0        ; 1                             ;
; state.S3 ; 1        ; 0        ; 0        ; 1                             ;
+----------+----------+----------+----------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|state  ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |robot|pmod_color_sensor:daColorSensor|state                                                                                                                                                         ;
+-----------------------+---------------------+-----------------------+---------------------+---------------------+-----------------+-------------+-------------------+-----------------+----------------+-------------+
; Name                  ; state.ports_control ; state.ports_to_output ; state.change_sensor ; state.output_result ; state.read_data ; state.pause ; state.set_pon_aen ; state.set_atime ; state.set_gain ; state.start ;
+-----------------------+---------------------+-----------------------+---------------------+---------------------+-----------------+-------------+-------------------+-----------------+----------------+-------------+
; state.start           ; 0                   ; 0                     ; 0                   ; 0                   ; 0               ; 0           ; 0                 ; 0               ; 0              ; 0           ;
; state.set_gain        ; 0                   ; 0                     ; 0                   ; 0                   ; 0               ; 0           ; 0                 ; 0               ; 1              ; 1           ;
; state.set_atime       ; 0                   ; 0                     ; 0                   ; 0                   ; 0               ; 0           ; 0                 ; 1               ; 0              ; 1           ;
; state.set_pon_aen     ; 0                   ; 0                     ; 0                   ; 0                   ; 0               ; 0           ; 1                 ; 0               ; 0              ; 1           ;
; state.pause           ; 0                   ; 0                     ; 0                   ; 0                   ; 0               ; 1           ; 0                 ; 0               ; 0              ; 1           ;
; state.read_data       ; 0                   ; 0                     ; 0                   ; 0                   ; 1               ; 0           ; 0                 ; 0               ; 0              ; 1           ;
; state.output_result   ; 0                   ; 0                     ; 0                   ; 1                   ; 0               ; 0           ; 0                 ; 0               ; 0              ; 1           ;
; state.change_sensor   ; 0                   ; 0                     ; 1                   ; 0                   ; 0               ; 0           ; 0                 ; 0               ; 0              ; 1           ;
; state.ports_to_output ; 0                   ; 1                     ; 0                   ; 0                   ; 0               ; 0           ; 0                 ; 0               ; 0              ; 1           ;
; state.ports_control   ; 1                   ; 0                     ; 0                   ; 0                   ; 0               ; 0           ; 0                 ; 0               ; 0              ; 1           ;
+-----------------------+---------------------+-----------------------+---------------------+---------------------+-----------------+-------------+-------------------+-----------------+----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |robot|pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|state                                                             ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |robot|spi_slave_mu:spi_slave_instance|state ;
+----------+----------+----------+----------+------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0         ;
+----------+----------+----------+----------+------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                ;
; state.S1 ; 0        ; 0        ; 1        ; 1                ;
; state.S2 ; 0        ; 1        ; 0        ; 1                ;
; state.S3 ; 1        ; 0        ; 0        ; 1                ;
+----------+----------+----------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                             ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; spi_slave_mu:spi_slave_instance|misoRAM[6][31]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][30]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][29]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][28]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][27]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][26]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][25]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][24]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][23]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][22]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][21]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][20]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][19]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][18]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][17]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[6][16]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][31]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][30]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][29]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][28]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][27]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][26]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][25]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][24]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][23]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][22]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][21]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][20]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][19]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][18]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][17]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[5][16]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][31]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][30]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][29]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][28]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][27]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][26]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][25]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][24]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][23]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][22]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][21]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][20]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][19]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][18]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][17]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[4][16]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][31]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][30]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][29]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][28]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][27]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][26]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][25]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][24]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][23]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][22]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][21]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][20]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][19]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][18]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][17]                       ; Stuck at GND due to stuck port data_in                                         ;
; spi_slave_mu:spi_slave_instance|misoRAM[3][16]                       ; Stuck at GND due to stuck port data_in                                         ;
; speed:speed_counter_RL|old_value[16]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[16]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[17]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[17]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[18]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[18]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[19]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[19]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[20]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[20]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[21]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[21]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[22]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[22]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[23]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[23]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[24]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[24]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[25]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[25]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[26]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[26]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[27]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[27]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[28]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[28]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[29]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[29]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[30]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[30]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|old_value[31]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_RL|new_value[31]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[16]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[16]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[17]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[17]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[18]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[18]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[19]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[19]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[20]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[20]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[21]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[21]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[22]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[22]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[23]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[23]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[24]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[24]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[25]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[25]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[26]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[26]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[27]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[27]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[28]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[28]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[29]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[29]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[30]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[30]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|old_value[31]                                 ; Lost fanout                                                                    ;
; speed:speed_counter_FL|new_value[31]                                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|data2[17..31]           ; Merged with UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|data2[16]             ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|RXD_reg[0]              ; Merged with UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|RXD_prev              ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|data2[16]               ; Stuck at GND due to stuck port data_in                                         ;
; pmod_color_sensor:daColorSensor|i2c_addr[5]                          ; Stuck at VCC due to stuck port data_in                                         ;
; pmod_color_sensor:daColorSensor|i2c_addr[1,2]                        ; Stuck at GND due to stuck port data_in                                         ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[6]   ; Stuck at VCC due to stuck port data_in                                         ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[2,3] ; Stuck at GND due to stuck port data_in                                         ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|state~4                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|state~5                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|state~6                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|state~4                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|state~5                 ; Lost fanout                                                                    ;
; UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|state~6                 ; Lost fanout                                                                    ;
; spi_slave_mu:spi_slave_instance|state~2                              ; Lost fanout                                                                    ;
; spi_slave_mu:spi_slave_instance|state~3                              ; Lost fanout                                                                    ;
; pmod_color_sensor:daColorSensor|i2c_addr[6]                          ; Merged with pmod_color_sensor:daColorSensor|i2c_addr[4]                        ;
; pmod_color_sensor:daColorSensor|i2c_addr[3]                          ; Merged with pmod_color_sensor:daColorSensor|i2c_addr[0]                        ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[7]   ; Merged with pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[5] ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[4]   ; Merged with pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[1] ;
; spi_slave_mu:spi_slave_instance|state.S3                             ; Lost fanout                                                                    ;
; quad:encoder_FL|count[16..31]                                        ; Lost fanout                                                                    ;
; quad:encoder_RL|count[16..31]                                        ; Lost fanout                                                                    ;
; Total Number of Removed Registers = 196                              ;                                                                                ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                             ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------+
; speed:speed_counter_RL|old_value[16]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[16], quad:encoder_RL|count[16]    ;
; speed:speed_counter_RL|old_value[17]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[17], quad:encoder_RL|count[17]    ;
; speed:speed_counter_RL|old_value[18]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[18], quad:encoder_RL|count[18]    ;
; speed:speed_counter_RL|old_value[19]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[19], quad:encoder_RL|count[19]    ;
; speed:speed_counter_RL|old_value[20]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[20], quad:encoder_RL|count[20]    ;
; speed:speed_counter_RL|old_value[21]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[21], quad:encoder_RL|count[21]    ;
; speed:speed_counter_RL|old_value[22]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[22], quad:encoder_RL|count[22]    ;
; speed:speed_counter_RL|old_value[23]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[23], quad:encoder_RL|count[23]    ;
; speed:speed_counter_RL|old_value[24]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[24], quad:encoder_RL|count[24]    ;
; speed:speed_counter_RL|old_value[25]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[25], quad:encoder_RL|count[25]    ;
; speed:speed_counter_RL|old_value[26]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[26], quad:encoder_RL|count[26]    ;
; speed:speed_counter_RL|old_value[27]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[27], quad:encoder_RL|count[27]    ;
; speed:speed_counter_RL|old_value[28]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[28], quad:encoder_RL|count[28]    ;
; speed:speed_counter_RL|old_value[29]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[29], quad:encoder_RL|count[29]    ;
; speed:speed_counter_RL|old_value[30]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[30], quad:encoder_RL|count[30]    ;
; speed:speed_counter_RL|old_value[31]        ; Lost Fanouts              ; speed:speed_counter_RL|new_value[31], quad:encoder_RL|count[31]    ;
; speed:speed_counter_FL|old_value[16]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[16], quad:encoder_FL|count[16]    ;
; speed:speed_counter_FL|old_value[17]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[17], quad:encoder_FL|count[17]    ;
; speed:speed_counter_FL|old_value[18]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[18], quad:encoder_FL|count[18]    ;
; speed:speed_counter_FL|old_value[19]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[19], quad:encoder_FL|count[19]    ;
; speed:speed_counter_FL|old_value[20]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[20], quad:encoder_FL|count[20]    ;
; speed:speed_counter_FL|old_value[21]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[21], quad:encoder_FL|count[21]    ;
; speed:speed_counter_FL|old_value[22]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[22], quad:encoder_FL|count[22]    ;
; speed:speed_counter_FL|old_value[23]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[23], quad:encoder_FL|count[23]    ;
; speed:speed_counter_FL|old_value[24]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[24], quad:encoder_FL|count[24]    ;
; speed:speed_counter_FL|old_value[25]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[25], quad:encoder_FL|count[25]    ;
; speed:speed_counter_FL|old_value[26]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[26], quad:encoder_FL|count[26]    ;
; speed:speed_counter_FL|old_value[27]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[27], quad:encoder_FL|count[27]    ;
; speed:speed_counter_FL|old_value[28]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[28], quad:encoder_FL|count[28]    ;
; speed:speed_counter_FL|old_value[29]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[29], quad:encoder_FL|count[29]    ;
; speed:speed_counter_FL|old_value[30]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[30], quad:encoder_FL|count[30]    ;
; speed:speed_counter_FL|old_value[31]        ; Lost Fanouts              ; speed:speed_counter_FL|new_value[31], quad:encoder_FL|count[31]    ;
; pmod_color_sensor:daColorSensor|i2c_addr[5] ; Stuck at VCC              ; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[6] ;
;                                             ; due to stuck port data_in ;                                                                    ;
; pmod_color_sensor:daColorSensor|i2c_addr[2] ; Stuck at GND              ; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[3] ;
;                                             ; due to stuck port data_in ;                                                                    ;
; pmod_color_sensor:daColorSensor|i2c_addr[1] ; Stuck at GND              ; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|addr_rw[2] ;
;                                             ; due to stuck port data_in ;                                                                    ;
; spi_slave_mu:spi_slave_instance|state~2     ; Lost Fanouts              ; spi_slave_mu:spi_slave_instance|state.S3                           ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1735  ;
; Number of registers using Synchronous Clear  ; 215   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 401   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1149  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|sda_int                                                                                                                                                                                                                                                                 ; 3       ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|bit_cnt[2]                                                                                                                                                                                                                                                              ; 20      ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|bit_cnt[1]                                                                                                                                                                                                                                                              ; 29      ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|bit_cnt[0]                                                                                                                                                                                                                                                              ; 27      ;
; pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|busy                                                                                                                                                                                                                                                                    ; 19      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|cnt_fail[6]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|cnt_S1[0]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|data_tx[0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|cnt_byte[3]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|UART_BYTE_TXD:ubyte|packet[4] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |robot|spi_slave_mu:spi_slave_instance|SPI_reg[0]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|cnt[3]                        ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|data2[2]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|byte_to_send[6]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|Checksum[6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|Length[6]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|Error[0]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|ID[1]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|P1[5]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd|P2[1]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|blue_data[11]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|clear_data[0]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|blue_data[5]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|green_data[5]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|red_data[7]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|clear_data[10]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|green_data[15]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|red_data[8]                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|packet_to_send[6]             ;
; 5:1                ; 40 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|packet_to_send[49]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|UART_BYTE_TXD:ubyte|cnt[1]    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|packet_to_send[68]            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|packet_to_send[59]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|MyNios_ReadData[28]                                  ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |robot|UART_Dynamixel:myDyna|MyNios_ReadData[7]                                   ;
; 19:1               ; 15 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |robot|spi_slave_mu:spi_slave_instance|SPI_reg[29]                                ;
; 19:1               ; 16 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |robot|spi_slave_mu:spi_slave_instance|SPI_reg[19]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|busy_cnt[1]                                ;
; 17:1               ; 3 bits    ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|i2c_addr[2]                                ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|i2c_addr[0]                                ;
; 24:1               ; 2 bits    ; 32 LEs        ; 10 LEs               ; 22 LEs                 ; Yes        ; |robot|pmod_color_sensor:daColorSensor|i2c_data_wr[5]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |robot|pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0|bit_cnt[0]         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |robot|spi_slave_mu:spi_slave_instance|state                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |robot|spi_slave_mu:spi_slave_instance|state                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |robot|pmod_color_sensor:daColorSensor|Selector5                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed_pll50:mapll      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DIV            ; 00000000000000000000000000110010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:pll_clock|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------+
; Parameter Name                ; Value                    ; Type                       ;
+-------------------------------+--------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                    ;
; PLL_TYPE                      ; AUTO                     ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                    ;
; LOCK_HIGH                     ; 1                        ; Untyped                    ;
; LOCK_LOW                      ; 1                        ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                    ;
; SKIP_VCO                      ; OFF                      ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                    ;
; BANDWIDTH                     ; 0                        ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                    ;
; DOWN_SPREAD                   ; 0                        ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                        ; Signed Integer             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25000                    ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                    ;
; DPA_DIVIDER                   ; 0                        ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; VCO_MIN                       ; 0                        ; Untyped                    ;
; VCO_MAX                       ; 0                        ; Untyped                    ;
; VCO_CENTER                    ; 0                        ; Untyped                    ;
; PFD_MIN                       ; 0                        ; Untyped                    ;
; PFD_MAX                       ; 0                        ; Untyped                    ;
; M_INITIAL                     ; 0                        ; Untyped                    ;
; M                             ; 0                        ; Untyped                    ;
; N                             ; 1                        ; Untyped                    ;
; M2                            ; 1                        ; Untyped                    ;
; N2                            ; 1                        ; Untyped                    ;
; SS                            ; 1                        ; Untyped                    ;
; C0_HIGH                       ; 0                        ; Untyped                    ;
; C1_HIGH                       ; 0                        ; Untyped                    ;
; C2_HIGH                       ; 0                        ; Untyped                    ;
; C3_HIGH                       ; 0                        ; Untyped                    ;
; C4_HIGH                       ; 0                        ; Untyped                    ;
; C5_HIGH                       ; 0                        ; Untyped                    ;
; C6_HIGH                       ; 0                        ; Untyped                    ;
; C7_HIGH                       ; 0                        ; Untyped                    ;
; C8_HIGH                       ; 0                        ; Untyped                    ;
; C9_HIGH                       ; 0                        ; Untyped                    ;
; C0_LOW                        ; 0                        ; Untyped                    ;
; C1_LOW                        ; 0                        ; Untyped                    ;
; C2_LOW                        ; 0                        ; Untyped                    ;
; C3_LOW                        ; 0                        ; Untyped                    ;
; C4_LOW                        ; 0                        ; Untyped                    ;
; C5_LOW                        ; 0                        ; Untyped                    ;
; C6_LOW                        ; 0                        ; Untyped                    ;
; C7_LOW                        ; 0                        ; Untyped                    ;
; C8_LOW                        ; 0                        ; Untyped                    ;
; C9_LOW                        ; 0                        ; Untyped                    ;
; C0_INITIAL                    ; 0                        ; Untyped                    ;
; C1_INITIAL                    ; 0                        ; Untyped                    ;
; C2_INITIAL                    ; 0                        ; Untyped                    ;
; C3_INITIAL                    ; 0                        ; Untyped                    ;
; C4_INITIAL                    ; 0                        ; Untyped                    ;
; C5_INITIAL                    ; 0                        ; Untyped                    ;
; C6_INITIAL                    ; 0                        ; Untyped                    ;
; C7_INITIAL                    ; 0                        ; Untyped                    ;
; C8_INITIAL                    ; 0                        ; Untyped                    ;
; C9_INITIAL                    ; 0                        ; Untyped                    ;
; C0_MODE                       ; BYPASS                   ; Untyped                    ;
; C1_MODE                       ; BYPASS                   ; Untyped                    ;
; C2_MODE                       ; BYPASS                   ; Untyped                    ;
; C3_MODE                       ; BYPASS                   ; Untyped                    ;
; C4_MODE                       ; BYPASS                   ; Untyped                    ;
; C5_MODE                       ; BYPASS                   ; Untyped                    ;
; C6_MODE                       ; BYPASS                   ; Untyped                    ;
; C7_MODE                       ; BYPASS                   ; Untyped                    ;
; C8_MODE                       ; BYPASS                   ; Untyped                    ;
; C9_MODE                       ; BYPASS                   ; Untyped                    ;
; C0_PH                         ; 0                        ; Untyped                    ;
; C1_PH                         ; 0                        ; Untyped                    ;
; C2_PH                         ; 0                        ; Untyped                    ;
; C3_PH                         ; 0                        ; Untyped                    ;
; C4_PH                         ; 0                        ; Untyped                    ;
; C5_PH                         ; 0                        ; Untyped                    ;
; C6_PH                         ; 0                        ; Untyped                    ;
; C7_PH                         ; 0                        ; Untyped                    ;
; C8_PH                         ; 0                        ; Untyped                    ;
; C9_PH                         ; 0                        ; Untyped                    ;
; L0_HIGH                       ; 1                        ; Untyped                    ;
; L1_HIGH                       ; 1                        ; Untyped                    ;
; G0_HIGH                       ; 1                        ; Untyped                    ;
; G1_HIGH                       ; 1                        ; Untyped                    ;
; G2_HIGH                       ; 1                        ; Untyped                    ;
; G3_HIGH                       ; 1                        ; Untyped                    ;
; E0_HIGH                       ; 1                        ; Untyped                    ;
; E1_HIGH                       ; 1                        ; Untyped                    ;
; E2_HIGH                       ; 1                        ; Untyped                    ;
; E3_HIGH                       ; 1                        ; Untyped                    ;
; L0_LOW                        ; 1                        ; Untyped                    ;
; L1_LOW                        ; 1                        ; Untyped                    ;
; G0_LOW                        ; 1                        ; Untyped                    ;
; G1_LOW                        ; 1                        ; Untyped                    ;
; G2_LOW                        ; 1                        ; Untyped                    ;
; G3_LOW                        ; 1                        ; Untyped                    ;
; E0_LOW                        ; 1                        ; Untyped                    ;
; E1_LOW                        ; 1                        ; Untyped                    ;
; E2_LOW                        ; 1                        ; Untyped                    ;
; E3_LOW                        ; 1                        ; Untyped                    ;
; L0_INITIAL                    ; 1                        ; Untyped                    ;
; L1_INITIAL                    ; 1                        ; Untyped                    ;
; G0_INITIAL                    ; 1                        ; Untyped                    ;
; G1_INITIAL                    ; 1                        ; Untyped                    ;
; G2_INITIAL                    ; 1                        ; Untyped                    ;
; G3_INITIAL                    ; 1                        ; Untyped                    ;
; E0_INITIAL                    ; 1                        ; Untyped                    ;
; E1_INITIAL                    ; 1                        ; Untyped                    ;
; E2_INITIAL                    ; 1                        ; Untyped                    ;
; E3_INITIAL                    ; 1                        ; Untyped                    ;
; L0_MODE                       ; BYPASS                   ; Untyped                    ;
; L1_MODE                       ; BYPASS                   ; Untyped                    ;
; G0_MODE                       ; BYPASS                   ; Untyped                    ;
; G1_MODE                       ; BYPASS                   ; Untyped                    ;
; G2_MODE                       ; BYPASS                   ; Untyped                    ;
; G3_MODE                       ; BYPASS                   ; Untyped                    ;
; E0_MODE                       ; BYPASS                   ; Untyped                    ;
; E1_MODE                       ; BYPASS                   ; Untyped                    ;
; E2_MODE                       ; BYPASS                   ; Untyped                    ;
; E3_MODE                       ; BYPASS                   ; Untyped                    ;
; L0_PH                         ; 0                        ; Untyped                    ;
; L1_PH                         ; 0                        ; Untyped                    ;
; G0_PH                         ; 0                        ; Untyped                    ;
; G1_PH                         ; 0                        ; Untyped                    ;
; G2_PH                         ; 0                        ; Untyped                    ;
; G3_PH                         ; 0                        ; Untyped                    ;
; E0_PH                         ; 0                        ; Untyped                    ;
; E1_PH                         ; 0                        ; Untyped                    ;
; E2_PH                         ; 0                        ; Untyped                    ;
; E3_PH                         ; 0                        ; Untyped                    ;
; M_PH                          ; 0                        ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; CLK0_COUNTER                  ; G0                       ; Untyped                    ;
; CLK1_COUNTER                  ; G0                       ; Untyped                    ;
; CLK2_COUNTER                  ; G0                       ; Untyped                    ;
; CLK3_COUNTER                  ; G0                       ; Untyped                    ;
; CLK4_COUNTER                  ; G0                       ; Untyped                    ;
; CLK5_COUNTER                  ; G0                       ; Untyped                    ;
; CLK6_COUNTER                  ; E0                       ; Untyped                    ;
; CLK7_COUNTER                  ; E1                       ; Untyped                    ;
; CLK8_COUNTER                  ; E2                       ; Untyped                    ;
; CLK9_COUNTER                  ; E3                       ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; M_TIME_DELAY                  ; 0                        ; Untyped                    ;
; N_TIME_DELAY                  ; 0                        ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                    ;
; VCO_POST_SCALE                ; 0                        ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                    ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE             ;
+-------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_color_sensor:daColorSensor ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; sys_clk_freq   ; 50000000 ; Signed Integer                                   ;
; gain           ; 1        ; Signed Integer                                   ;
; atime          ; 11111111 ; Unsigned Binary                                  ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0 ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                                           ;
; bus_clk        ; 400000   ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                      ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                     ; String         ;
; sld_node_info                                   ; 805334528                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                 ; Signed Integer ;
; sld_data_bits                                   ; 3                                                 ; Untyped        ;
; sld_trigger_bits                                ; 3                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                 ; Untyped        ;
; sld_sample_depth                                ; 131072                                            ; Untyped        ;
; sld_segment_size                                ; 131072                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                 ; Signed Integer ;
; sld_trigger_level                               ; 2                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                              ; String         ;
; sld_inversion_mask_length                       ; 49                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; my_pll:pll_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Dynamixel:myDyna"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ID_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pmod_color_sensor:daColorSensor"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_ack_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_mu:spi_slave_instance"                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ports_control[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_addr[31..10]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_addr[7..3]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "quad:odometerL" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "quad:odometerR" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "quad:encoder_RL" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "quad:encoder_FL" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_pll:pll_clock"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_pll50:mapll"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 131072       ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 1129                        ;
;     CLR               ; 44                          ;
;     ENA               ; 507                         ;
;     ENA CLR           ; 91                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA SCLR          ; 83                          ;
;     ENA SCLR SLD      ; 24                          ;
;     SCLR              ; 36                          ;
;     SLD               ; 1                           ;
;     plain             ; 319                         ;
; cycloneiii_io_obuf    ; 68                          ;
; cycloneiii_lcell_comb ; 1017                        ;
;     arith             ; 240                         ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 127                         ;
;     normal            ; 777                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 434                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                             ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; speed_pll50:mapll|clk_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_pll50:mapll|LessThan1~10      ; N/A     ;
; BRIDGE[31]~input          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BRIDGE[31]                          ; N/A     ;
; BRIDGE[31]~input          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BRIDGE[31]                          ; N/A     ;
; BRIDGE[33]~input          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BRIDGE[33]                          ; N/A     ;
; BRIDGE[33]~input          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BRIDGE[33]                          ; N/A     ;
; PI[7]~input               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PI[7]                               ; N/A     ;
; PI[7]~input               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PI[7]                               ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun May 17 18:46:45 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off robot -c robot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file robot.sv
    Info (12023): Found entity 1: robot File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file speed_pll.sv
    Info (12023): Found entity 1: speed_pll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/speed_pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave_mu File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv Line: 10
Info (12021): Found 3 design units, including 3 entities, in source file encoders.sv
    Info (12023): Found entity 1: quad File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 3
    Info (12023): Found entity 2: speed File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 23
    Info (12023): Found entity 3: delta File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file tcs34725 read-write/pmod_color_sensor.vhd
    Info (12022): Found design unit 1: pmod_color_sensor-behavior File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/pmod_color_sensor.vhd Line: 54
    Info (12023): Found entity 1: pmod_color_sensor File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/pmod_color_sensor.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file tcs34725 read-write/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/i2c_master.vhd Line: 54
    Info (12023): Found entity 1: i2c_master File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/i2c_master.vhd Line: 36
Info (12021): Found 5 design units, including 5 entities, in source file uart_dynamixel.sv
    Info (12023): Found entity 1: UART_Dynamixel File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 5
    Info (12023): Found entity 2: UART_Dynamixel_TXD File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 53
    Info (12023): Found entity 3: UART_BYTE_TXD File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 141
    Info (12023): Found entity 4: UART_Dynamixel_RXD File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 187
    Info (12023): Found entity 5: Baudrate_Generator File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 296
Info (12021): Found 1 design units, including 1 entities, in source file clockdevider.v
    Info (12023): Found entity 1: ClockDevider File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/ClockDevider.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file speed_pll50.sv
    Info (12023): Found entity 1: speed_pll50 File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/speed_pll50.sv Line: 1
Info (12127): Elaborating entity "robot" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at robot.sv(149): object "spi_cs1" assigned a value but never read File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 149
Warning (10036): Verilog HDL or VHDL warning at robot.sv(149): object "spi_miso1" assigned a value but never read File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 149
Info (12128): Elaborating entity "speed_pll50" for hierarchy "speed_pll50:mapll" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 60
Warning (12125): Using design file my_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_pll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 39
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:pll_clock" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 92
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:pll_clock|altpll:altpll_component" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "my_pll:pll_clock|altpll:altpll_component" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
Info (12133): Instantiated megafunction "my_pll:pll_clock|altpll:altpll_component" with the following parameter: File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v Line: 29
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "quad" for hierarchy "quad:encoder_FL" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 96
Info (12128): Elaborating entity "speed" for hierarchy "speed:speed_counter_FL" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 108
Info (12128): Elaborating entity "spi_slave_mu" for hierarchy "spi_slave_mu:spi_slave_instance" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 142
Warning (10030): Net "misoRAM[15..12]" at MySPI.sv(44) has no driver or initial value, using a default initial value '0' File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv Line: 44
Warning (10030): Net "misoRAM[10..7]" at MySPI.sv(44) has no driver or initial value, using a default initial value '0' File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv Line: 44
Info (12128): Elaborating entity "pmod_color_sensor" for hierarchy "pmod_color_sensor:daColorSensor" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 180
Info (12128): Elaborating entity "i2c_master" for hierarchy "pmod_color_sensor:daColorSensor|i2c_master:i2c_master_0" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/pmod_color_sensor.vhd Line: 96
Info (12128): Elaborating entity "UART_Dynamixel" for hierarchy "UART_Dynamixel:myDyna" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 196
Info (12128): Elaborating entity "Baudrate_Generator" for hierarchy "UART_Dynamixel:myDyna|Baudrate_Generator:baudgen" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 35
Info (12128): Elaborating entity "UART_Dynamixel_TXD" for hierarchy "UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 36
Info (12128): Elaborating entity "UART_BYTE_TXD" for hierarchy "UART_Dynamixel:myDyna|UART_Dynamixel_TXD:txd|UART_BYTE_TXD:ubyte" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 77
Info (12128): Elaborating entity "UART_Dynamixel_RXD" for hierarchy "UART_Dynamixel:myDyna|UART_Dynamixel_RXD:rxd" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/UART_Dynamixel.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e24.tdf
    Info (12023): Found entity 1: altsyncram_4e24 File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/altsyncram_4e24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/decode_bua.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/mux_mob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/mux_usc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf
    Info (12023): Found entity 1: cntr_pei File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_pei.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf
    Info (12023): Found entity 1: cntr_mcj File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_mcj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.17.18:47:09 Progress: Loading sld487c298f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld487c298f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/ip/sld487c298f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PI[13]" and its non-tri-state driver. File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "BRIDGE[12]" and its non-tri-state driver. File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13035): Inserted always-enabled tri-state buffer between "BRIDGE[14]" and its non-tri-state driver. File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PI[5]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[7]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[9]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[11]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[15]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "BRIDGE[2]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[4]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[9]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[10]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[11]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[13]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[15]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "PI[0]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[1]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[2]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[3]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[4]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[6]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[8]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[10]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[12]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[14]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[16]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[17]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[18]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[19]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[20]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[21]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[22]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[23]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[24]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[25]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[26]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[27]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[28]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[29]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[30]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[31]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[32]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[33]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "BRIDGE[0]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[1]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[3]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[5]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[6]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[7]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[8]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[16]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[17]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[18]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[19]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[20]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[21]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[22]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[23]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[24]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[25]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[26]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[27]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[28]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[29]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[30]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[32]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
Info (13000): Registers with preset signals will power-up high File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/TCS34725 read-write/i2c_master.vhd Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PI[13]~synth" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13010): Node "BRIDGE[12]~synth" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13010): Node "BRIDGE[14]~synth" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 105 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v Line: 43
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 42
    Warning (15610): No output dependent on input pin "PI_IN[0]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 46
    Warning (15610): No output dependent on input pin "PI_IN[1]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 46
Info (21057): Implemented 2647 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 2510 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Sun May 17 18:47:26 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.map.smsg.


