# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../project_hlavni/project_hlavni.srcs/sources_1/new/clock_enable.vhd" \

# Do not sort compile order
nosort
