{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697197200579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697197200579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 17:10:00 2023 " "Processing started: Fri Oct 13 17:10:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697197200579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197200579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClockDivider -c ClockDivider " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClockDivider -c ClockDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197200579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697197200798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697197200798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfhertzclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfhertzclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfHertzClock-bhv " "Found design unit 1: HalfHertzClock-bhv" {  } { { "HalfHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/HalfHertzClock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfHertzClock " "Found entity 1: HalfHertzClock" {  } { { "HalfHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/HalfHertzClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-Behave " "Found design unit 1: TestBench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Testbench.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-light " "Found design unit 1: led-light" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulldivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulldivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoFiftyHertzClock-bhv " "Found design unit 1: TwoFiftyHertzClock-bhv" {  } { { "FullDivider.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/FullDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoFiftyHertzClock " "Found entity 1: TwoFiftyHertzClock" {  } { { "FullDivider.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/FullDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twohertzclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twohertzclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoHertzClock-bhv " "Found design unit 1: TwoHertzClock-bhv" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoHertzClock " "Found entity 1: TwoHertzClock" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197205838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197205838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "TopLevel.vhdl" "u0" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag.vhd" "virtual_jtag_0" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697197205900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697197205900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697197205900 ""}  } { { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697197205900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "v_jtag.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197205979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197206073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led DUT:dut_instance\|led:add_instance " "Elaborating entity \"led\" for hierarchy \"DUT:dut_instance\|led:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "half_hz led.vhd(22) " "Verilog HDL or VHDL warning at led.vhd(22): object \"half_hz\" assigned a value but never read" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "on_switch led.vhd(37) " "VHDL Process Statement warning at led.vhd(37): signal \"on_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter led.vhd(39) " "VHDL Process Statement warning at led.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter led.vhd(45) " "VHDL Process Statement warning at led.vhd(45): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter led.vhd(48) " "VHDL Process Statement warning at led.vhd(48): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number led.vhd(52) " "VHDL Process Statement warning at led.vhd(52): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number led.vhd(53) " "VHDL Process Statement warning at led.vhd(53): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number led.vhd(54) " "VHDL Process Statement warning at led.vhd(54): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number led.vhd(57) " "VHDL Process Statement warning at led.vhd(57): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter led.vhd(31) " "VHDL Process Statement warning at led.vhd(31): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number led.vhd(31) " "VHDL Process Statement warning at led.vhd(31): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\] led.vhd(31) " "Inferred latch for \"number\[0\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\] led.vhd(31) " "Inferred latch for \"number\[1\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\] led.vhd(31) " "Inferred latch for \"number\[2\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\] led.vhd(31) " "Inferred latch for \"number\[3\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\] led.vhd(31) " "Inferred latch for \"number\[4\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\] led.vhd(31) " "Inferred latch for \"number\[5\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\] led.vhd(31) " "Inferred latch for \"number\[6\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\] led.vhd(31) " "Inferred latch for \"number\[7\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\] led.vhd(31) " "Inferred latch for \"number\[8\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\] led.vhd(31) " "Inferred latch for \"number\[9\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\] led.vhd(31) " "Inferred latch for \"number\[10\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\] led.vhd(31) " "Inferred latch for \"number\[11\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\] led.vhd(31) " "Inferred latch for \"number\[12\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\] led.vhd(31) " "Inferred latch for \"number\[13\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\] led.vhd(31) " "Inferred latch for \"number\[14\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\] led.vhd(31) " "Inferred latch for \"number\[15\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\] led.vhd(31) " "Inferred latch for \"number\[16\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\] led.vhd(31) " "Inferred latch for \"number\[17\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\] led.vhd(31) " "Inferred latch for \"number\[18\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\] led.vhd(31) " "Inferred latch for \"number\[19\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\] led.vhd(31) " "Inferred latch for \"number\[20\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\] led.vhd(31) " "Inferred latch for \"number\[21\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\] led.vhd(31) " "Inferred latch for \"number\[22\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\] led.vhd(31) " "Inferred latch for \"number\[23\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[24\] led.vhd(31) " "Inferred latch for \"number\[24\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[25\] led.vhd(31) " "Inferred latch for \"number\[25\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[26\] led.vhd(31) " "Inferred latch for \"number\[26\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[27\] led.vhd(31) " "Inferred latch for \"number\[27\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[28\] led.vhd(31) " "Inferred latch for \"number\[28\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[29\] led.vhd(31) " "Inferred latch for \"number\[29\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[30\] led.vhd(31) " "Inferred latch for \"number\[30\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[31\] led.vhd(31) " "Inferred latch for \"number\[31\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] led.vhd(31) " "Inferred latch for \"counter\[0\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] led.vhd(31) " "Inferred latch for \"counter\[1\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] led.vhd(31) " "Inferred latch for \"counter\[2\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] led.vhd(31) " "Inferred latch for \"counter\[3\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] led.vhd(31) " "Inferred latch for \"counter\[4\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] led.vhd(31) " "Inferred latch for \"counter\[5\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] led.vhd(31) " "Inferred latch for \"counter\[6\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] led.vhd(31) " "Inferred latch for \"counter\[7\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] led.vhd(31) " "Inferred latch for \"counter\[8\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] led.vhd(31) " "Inferred latch for \"counter\[9\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] led.vhd(31) " "Inferred latch for \"counter\[10\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] led.vhd(31) " "Inferred latch for \"counter\[11\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] led.vhd(31) " "Inferred latch for \"counter\[12\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] led.vhd(31) " "Inferred latch for \"counter\[13\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] led.vhd(31) " "Inferred latch for \"counter\[14\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] led.vhd(31) " "Inferred latch for \"counter\[15\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] led.vhd(31) " "Inferred latch for \"counter\[16\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] led.vhd(31) " "Inferred latch for \"counter\[17\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] led.vhd(31) " "Inferred latch for \"counter\[18\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] led.vhd(31) " "Inferred latch for \"counter\[19\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] led.vhd(31) " "Inferred latch for \"counter\[20\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] led.vhd(31) " "Inferred latch for \"counter\[21\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] led.vhd(31) " "Inferred latch for \"counter\[22\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] led.vhd(31) " "Inferred latch for \"counter\[23\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] led.vhd(31) " "Inferred latch for \"counter\[24\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] led.vhd(31) " "Inferred latch for \"counter\[25\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] led.vhd(31) " "Inferred latch for \"counter\[26\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] led.vhd(31) " "Inferred latch for \"counter\[27\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] led.vhd(31) " "Inferred latch for \"counter\[28\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] led.vhd(31) " "Inferred latch for \"counter\[29\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] led.vhd(31) " "Inferred latch for \"counter\[30\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] led.vhd(31) " "Inferred latch for \"counter\[31\]\" at led.vhd(31)" {  } { { "led.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206104 "|TopLevel|DUT:dut_instance|led:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoHertzClock DUT:dut_instance\|led:add_instance\|TwoHertzClock:clock_1 " "Elaborating entity \"TwoHertzClock\" for hierarchy \"DUT:dut_instance\|led:add_instance\|TwoHertzClock:clock_1\"" {  } { { "led.vhd" "clock_1" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/led.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count TwoHertzClock.vhd(23) " "VHDL Process Statement warning at TwoHertzClock.vhd(23): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 "|TopLevel|DUT:dut_instance|led:add_instance|TwoHertzClock:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count TwoHertzClock.vhd(24) " "VHDL Process Statement warning at TwoHertzClock.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 "|TopLevel|DUT:dut_instance|led:add_instance|TwoHertzClock:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempOP TwoHertzClock.vhd(25) " "VHDL Process Statement warning at TwoHertzClock.vhd(25): signal \"tempOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 "|TopLevel|DUT:dut_instance|led:add_instance|TwoHertzClock:clock_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempOP TwoHertzClock.vhd(17) " "VHDL Process Statement warning at TwoHertzClock.vhd(17): inferring latch(es) for signal or variable \"tempOP\", which holds its previous value in one or more paths through the process" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 "|TopLevel|DUT:dut_instance|led:add_instance|TwoHertzClock:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempOP TwoHertzClock.vhd(17) " "Inferred latch for \"tempOP\" at TwoHertzClock.vhd(17)" {  } { { "TwoHertzClock.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/TwoHertzClock.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197206120 "|TopLevel|DUT:dut_instance|led:add_instance|TwoHertzClock:clock_1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697197206230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.13.17:10:08 Progress: Loading sld18aad3ef/alt_sld_fab_wrapper_hw.tcl " "2023.10.13.17:10:08 Progress: Loading sld18aad3ef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197208019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197209342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197209400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197211307 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697197211982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18aad3ef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld18aad3ef/alt_sld_fab.v" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Acer/Documents/EE214/Week8/ClockDivider/db/ip/sld18aad3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697197212359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197212359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197213284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697197214050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697197214050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697197214081 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697197214081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697197214081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697197214081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697197214097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 17:10:14 2023 " "Processing ended: Fri Oct 13 17:10:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697197214097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697197214097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697197214097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697197214097 ""}
