#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 21 20:02:24 2023
# Process ID: 1936
# Current directory: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26492 E:\FPGAProject\01102022\FPGAResearch\Z_Fresh\Z_Final\FPGA_Implementation\Pipelined_8_Input\CVNN\128_16bit_CVNN\Vivado\scratch_2\scratch_2.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2'
INFO: [Project 1-313] Project file moved from 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/CVNN_Imp/temp/128_16bit_CVNN/Vivado/scratch_2' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.gen/sources_1', nor could it be found using path 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/CVNN_Imp/temp/128_16bit_CVNN/Vivado/scratch_2/scratch_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.188 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1658.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.566 ; gain = 56.227
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.566 ; gain = 56.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2793.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2956.461 ; gain = 1673.273
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3232.520 ; gain = 238.156
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'nn_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'nn_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nn_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/nn_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_complex'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/n_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'n_output'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/tansig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tansig'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/nn_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nn_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.sim/sim_1/behav/xsim'
"xelab -wto 80237420594e4b2daacdb2500e0586da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nn_tb_behav xil_defaultlib.nn_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 80237420594e4b2daacdb2500e0586da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nn_tb_behav xil_defaultlib.nn_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.nn_package
Compiling architecture behavioral of entity xil_defaultlib.mult_complex [mult_complex_default]
Compiling architecture behavioral of entity xil_defaultlib.tansig [tansig_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.n_output [n_output_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.nn_tb
Built simulation snapshot nn_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.sim/sim_1/behav/xsim/xsim.dir/nn_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:45:51 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 3442.617 ; gain = 0.656
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nn_tb_behav -key {Behavioral:sim_1:Functional:nn_tb} -tclbatch {nn_tb.tcl} -view {E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/CVNN/Vivado/Vivado/scratch_1/nn_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/CVNN/Vivado/Vivado/scratch_1/nn_tb_behav.wcfg
source nn_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nn_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 3503.062 ; gain = 61.102
run 200 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3543.434 ; gain = 17.359
close_design
close_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3573.266 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3573.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:43]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-638] synthesizing module 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mult_complex' (1#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:20]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Synth 8-3491] module 'mult_complex' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/mult_complex.vhd:9' bound to instance 'mult_unit' of component 'mult_complex' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:347]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'tansig' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/tansig.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'tansig' (2#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/tansig.vhd:16]
INFO: [Synth 8-638] synthesizing module 'n_output' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/n_output.vhd:15]
INFO: [Synth 8-638] synthesizing module 'adder' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/adder.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/adder.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'n_output' (4#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/n_output.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/sources_1/new/main.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3573.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3573.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3573.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.672 . Memory (MB): peak = 3573.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/constrs_1/new/config.xdc]
Finished Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/CVNN/128_16bit_CVNN/Vivado/scratch_2/scratch_2.srcs/constrs_1/new/config.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3573.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3573.266 ; gain = 0.000
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3573.266 ; gain = 0.000
close_design
save_wave_config {E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/CVNN/Vivado/Vivado/scratch_1/nn_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 3573.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3573.266 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3573.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3573.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3636.250 ; gain = 62.984
