

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_ADD_LOOP'
================================================================
* Date:           Thu Feb 27 10:54:20 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 10 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast"   --->   Operation 11 'read' 'RAMSel1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 12 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j_4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc187"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i13 %j_4"   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12" [Crypto.cpp:111]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %tmp, void %for.inc187.split, void %for.inc187.1.preheader.exitStub" [Crypto.cpp:111]   --->   Operation 18 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_4_cast73 = zext i13 %j"   --->   Operation 19 'zext' 'j_4_cast73' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j"   --->   Operation 20 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataRAM_addr_6 = getelementptr i32 %DataRAM, i64 0, i64 %j_4_cast73" [Crypto.cpp:114]   --->   Operation 21 'getelementptr' 'DataRAM_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_6 = getelementptr i32 %DataRAM_3, i64 0, i64 %j_4_cast73" [Crypto.cpp:114]   --->   Operation 22 'getelementptr' 'DataRAM_3_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_6 = getelementptr i32 %DataRAM_6, i64 0, i64 %j_4_cast73" [Crypto.cpp:114]   --->   Operation 23 'getelementptr' 'DataRAM_6_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_6 = getelementptr i32 %DataRAM_9, i64 0, i64 %j_4_cast73" [Crypto.cpp:114]   --->   Operation 24 'getelementptr' 'DataRAM_9_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%DataRAM_load_5 = load i12 %DataRAM_addr_6" [Crypto.cpp:114]   --->   Operation 25 'load' 'DataRAM_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%DataRAM_3_load_5 = load i12 %DataRAM_3_addr_6" [Crypto.cpp:114]   --->   Operation 26 'load' 'DataRAM_3_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%DataRAM_6_load_5 = load i12 %DataRAM_6_addr_6" [Crypto.cpp:114]   --->   Operation 27 'load' 'DataRAM_6_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%DataRAM_9_load_5 = load i12 %DataRAM_9_addr_6" [Crypto.cpp:114]   --->   Operation 28 'load' 'DataRAM_9_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln111 = or i12 %empty, i12 1" [Crypto.cpp:111]   --->   Operation 29 'or' 'or_ln111' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i12 %or_ln111" [Crypto.cpp:114]   --->   Operation 30 'zext' 'zext_ln114' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln114" [Crypto.cpp:114]   --->   Operation 31 'getelementptr' 'DataRAM_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln114" [Crypto.cpp:114]   --->   Operation 32 'getelementptr' 'DataRAM_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln114" [Crypto.cpp:114]   --->   Operation 33 'getelementptr' 'DataRAM_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln114" [Crypto.cpp:114]   --->   Operation 34 'getelementptr' 'DataRAM_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%DataRAM_load_6 = load i12 %DataRAM_addr" [Crypto.cpp:114]   --->   Operation 35 'load' 'DataRAM_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%DataRAM_3_load_6 = load i12 %DataRAM_3_addr" [Crypto.cpp:114]   --->   Operation 36 'load' 'DataRAM_3_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%DataRAM_6_load_6 = load i12 %DataRAM_6_addr" [Crypto.cpp:114]   --->   Operation 37 'load' 'DataRAM_6_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%DataRAM_9_load_6 = load i12 %DataRAM_9_addr" [Crypto.cpp:114]   --->   Operation 38 'load' 'DataRAM_9_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%switch_ln117 = switch i2 %RAMSel_cast_read, void %arrayidx17449.3.case.3, i2 0, void %arrayidx17449.3.case.0, i2 1, void %arrayidx17449.3.case.1, i2 2, void %arrayidx17449.3.case.2" [Crypto.cpp:117]   --->   Operation 39 'switch' 'switch_ln117' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln111 = add i13 %j, i13 4" [Crypto.cpp:111]   --->   Operation 40 'add' 'add_ln111' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln111 = store i13 %add_ln111, i13 %j_4" [Crypto.cpp:111]   --->   Operation 41 'store' 'store_ln111' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc187" [Crypto.cpp:111]   --->   Operation 42 'br' 'br_ln111' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%DataRAM_load_5 = load i12 %DataRAM_addr_6" [Crypto.cpp:114]   --->   Operation 43 'load' 'DataRAM_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%DataRAM_3_load_5 = load i12 %DataRAM_3_addr_6" [Crypto.cpp:114]   --->   Operation 44 'load' 'DataRAM_3_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%DataRAM_6_load_5 = load i12 %DataRAM_6_addr_6" [Crypto.cpp:114]   --->   Operation 45 'load' 'DataRAM_6_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%DataRAM_9_load_5 = load i12 %DataRAM_9_addr_6" [Crypto.cpp:114]   --->   Operation 46 'load' 'DataRAM_9_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%AddInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_5, i32 %DataRAM_3_load_5, i32 %DataRAM_6_load_5, i32 %DataRAM_9_load_5, i2 %RAMSel_cast_read" [Crypto.cpp:114]   --->   Operation 47 'mux' 'AddInput1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%AddInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_5, i32 %DataRAM_3_load_5, i32 %DataRAM_6_load_5, i32 %DataRAM_9_load_5, i2 %RAMSel1_cast_read" [Crypto.cpp:115]   --->   Operation 48 'mux' 'AddInput2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln111_1 = or i12 %empty, i12 2" [Crypto.cpp:111]   --->   Operation 49 'or' 'or_ln111_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i12 %or_ln111_1" [Crypto.cpp:114]   --->   Operation 50 'zext' 'zext_ln114_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_addr_7 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln114_1" [Crypto.cpp:114]   --->   Operation 51 'getelementptr' 'DataRAM_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_7 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln114_1" [Crypto.cpp:114]   --->   Operation 52 'getelementptr' 'DataRAM_3_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_7 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln114_1" [Crypto.cpp:114]   --->   Operation 53 'getelementptr' 'DataRAM_6_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_7 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln114_1" [Crypto.cpp:114]   --->   Operation 54 'getelementptr' 'DataRAM_9_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln111_2 = or i12 %empty, i12 3" [Crypto.cpp:111]   --->   Operation 55 'or' 'or_ln111_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i12 %or_ln111_2" [Crypto.cpp:114]   --->   Operation 56 'zext' 'zext_ln114_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_addr_8 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln114_2" [Crypto.cpp:114]   --->   Operation 57 'getelementptr' 'DataRAM_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_8 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln114_2" [Crypto.cpp:114]   --->   Operation 58 'getelementptr' 'DataRAM_3_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_8 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln114_2" [Crypto.cpp:114]   --->   Operation 59 'getelementptr' 'DataRAM_6_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_9_addr_8 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln114_2" [Crypto.cpp:114]   --->   Operation 60 'getelementptr' 'DataRAM_9_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%DataRAM_load_6 = load i12 %DataRAM_addr" [Crypto.cpp:114]   --->   Operation 61 'load' 'DataRAM_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%DataRAM_3_load_6 = load i12 %DataRAM_3_addr" [Crypto.cpp:114]   --->   Operation 62 'load' 'DataRAM_3_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%DataRAM_6_load_6 = load i12 %DataRAM_6_addr" [Crypto.cpp:114]   --->   Operation 63 'load' 'DataRAM_6_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%DataRAM_9_load_6 = load i12 %DataRAM_9_addr" [Crypto.cpp:114]   --->   Operation 64 'load' 'DataRAM_9_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%AddInput1_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_6, i32 %DataRAM_3_load_6, i32 %DataRAM_6_load_6, i32 %DataRAM_9_load_6, i2 %RAMSel_cast_read" [Crypto.cpp:114]   --->   Operation 65 'mux' 'AddInput1_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%AddInput2_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_6, i32 %DataRAM_3_load_6, i32 %DataRAM_6_load_6, i32 %DataRAM_9_load_6, i2 %RAMSel1_cast_read" [Crypto.cpp:115]   --->   Operation 66 'mux' 'AddInput2_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%DataRAM_load = load i12 %DataRAM_addr_7" [Crypto.cpp:114]   --->   Operation 67 'load' 'DataRAM_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i12 %DataRAM_3_addr_7" [Crypto.cpp:114]   --->   Operation 68 'load' 'DataRAM_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i12 %DataRAM_6_addr_7" [Crypto.cpp:114]   --->   Operation 69 'load' 'DataRAM_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_9_load = load i12 %DataRAM_9_addr_7" [Crypto.cpp:114]   --->   Operation 70 'load' 'DataRAM_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_load_7 = load i12 %DataRAM_addr_8" [Crypto.cpp:114]   --->   Operation 71 'load' 'DataRAM_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_3_load_7 = load i12 %DataRAM_3_addr_8" [Crypto.cpp:114]   --->   Operation 72 'load' 'DataRAM_3_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_6_load_7 = load i12 %DataRAM_6_addr_8" [Crypto.cpp:114]   --->   Operation 73 'load' 'DataRAM_6_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_9_load_7 = load i12 %DataRAM_9_addr_8" [Crypto.cpp:114]   --->   Operation 74 'load' 'DataRAM_9_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %AddInput2, i32 %AddInput1" [Arithmetic.cpp:40->Crypto.cpp:116]   --->   Operation 75 'add' 'add_ln40' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %add_ln40, i32 1073750017" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 76 'icmp' 'icmp_ln43' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %add_ln40, i32 3221217279" [Arithmetic.cpp:44->Crypto.cpp:116]   --->   Operation 77 'add' 'add_ln44' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%AddRes = select i1 %icmp_ln43, i32 %add_ln40, i32 %add_ln44" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 78 'select' 'AddRes' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln40_1 = add i32 %AddInput2_1, i32 %AddInput1_1" [Arithmetic.cpp:40->Crypto.cpp:116]   --->   Operation 79 'add' 'add_ln40_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln43_1 = icmp_slt  i32 %add_ln40_1, i32 1073750017" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 80 'icmp' 'icmp_ln43_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln44_1 = add i32 %add_ln40_1, i32 3221217279" [Arithmetic.cpp:44->Crypto.cpp:116]   --->   Operation 81 'add' 'add_ln44_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%AddRes_7 = select i1 %icmp_ln43_1, i32 %add_ln40_1, i32 %add_ln44_1" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 82 'select' 'AddRes_7' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_load = load i12 %DataRAM_addr_7" [Crypto.cpp:114]   --->   Operation 83 'load' 'DataRAM_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i12 %DataRAM_3_addr_7" [Crypto.cpp:114]   --->   Operation 84 'load' 'DataRAM_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i12 %DataRAM_6_addr_7" [Crypto.cpp:114]   --->   Operation 85 'load' 'DataRAM_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_9_load = load i12 %DataRAM_9_addr_7" [Crypto.cpp:114]   --->   Operation 86 'load' 'DataRAM_9_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%AddInput1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel_cast_read" [Crypto.cpp:114]   --->   Operation 87 'mux' 'AddInput1_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%AddInput2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel1_cast_read" [Crypto.cpp:115]   --->   Operation 88 'mux' 'AddInput2_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_load_7 = load i12 %DataRAM_addr_8" [Crypto.cpp:114]   --->   Operation 89 'load' 'DataRAM_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_3_load_7 = load i12 %DataRAM_3_addr_8" [Crypto.cpp:114]   --->   Operation 90 'load' 'DataRAM_3_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_6_load_7 = load i12 %DataRAM_6_addr_8" [Crypto.cpp:114]   --->   Operation 91 'load' 'DataRAM_6_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_9_load_7 = load i12 %DataRAM_9_addr_8" [Crypto.cpp:114]   --->   Operation 92 'load' 'DataRAM_9_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%AddInput1_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_7, i32 %DataRAM_3_load_7, i32 %DataRAM_6_load_7, i32 %DataRAM_9_load_7, i2 %RAMSel_cast_read" [Crypto.cpp:114]   --->   Operation 93 'mux' 'AddInput1_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%AddInput2_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_7, i32 %DataRAM_3_load_7, i32 %DataRAM_6_load_7, i32 %DataRAM_9_load_7, i2 %RAMSel1_cast_read" [Crypto.cpp:115]   --->   Operation 94 'mux' 'AddInput2_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:113]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln113' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Crypto.cpp:111]   --->   Operation 96 'specloopname' 'specloopname_ln111' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln40_2 = add i32 %AddInput2_2, i32 %AddInput1_2" [Arithmetic.cpp:40->Crypto.cpp:116]   --->   Operation 97 'add' 'add_ln40_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln43_2 = icmp_slt  i32 %add_ln40_2, i32 1073750017" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 98 'icmp' 'icmp_ln43_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln44_2 = add i32 %add_ln40_2, i32 3221217279" [Arithmetic.cpp:44->Crypto.cpp:116]   --->   Operation 99 'add' 'add_ln44_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.69ns)   --->   "%AddRes_8 = select i1 %icmp_ln43_2, i32 %add_ln40_2, i32 %add_ln44_2" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 100 'select' 'AddRes_8' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln40_3 = add i32 %AddInput2_3, i32 %AddInput1_3" [Arithmetic.cpp:40->Crypto.cpp:116]   --->   Operation 101 'add' 'add_ln40_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln43_3 = icmp_slt  i32 %add_ln40_3, i32 1073750017" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 102 'icmp' 'icmp_ln43_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln44_3 = add i32 %add_ln40_3, i32 3221217279" [Arithmetic.cpp:44->Crypto.cpp:116]   --->   Operation 103 'add' 'add_ln44_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%AddRes_9 = select i1 %icmp_ln43_3, i32 %add_ln40_3, i32 %add_ln44_3" [Arithmetic.cpp:43->Crypto.cpp:116]   --->   Operation 104 'select' 'AddRes_9' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes, i12 %DataRAM_6_addr_6" [Crypto.cpp:117]   --->   Operation 105 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_7, i12 %DataRAM_6_addr" [Crypto.cpp:117]   --->   Operation 106 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes, i12 %DataRAM_3_addr_6" [Crypto.cpp:117]   --->   Operation 107 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_7, i12 %DataRAM_3_addr" [Crypto.cpp:117]   --->   Operation 108 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes, i12 %DataRAM_addr_6" [Crypto.cpp:117]   --->   Operation 109 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_7, i12 %DataRAM_addr" [Crypto.cpp:117]   --->   Operation 110 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes, i12 %DataRAM_9_addr_6" [Crypto.cpp:117]   --->   Operation 111 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_7, i12 %DataRAM_9_addr" [Crypto.cpp:117]   --->   Operation 112 'store' 'store_ln117' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_8, i12 %DataRAM_6_addr_7" [Crypto.cpp:117]   --->   Operation 113 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_9, i12 %DataRAM_6_addr_8" [Crypto.cpp:117]   --->   Operation 114 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx17449.3.exit" [Crypto.cpp:117]   --->   Operation 115 'br' 'br_ln117' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_8, i12 %DataRAM_3_addr_7" [Crypto.cpp:117]   --->   Operation 116 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_9, i12 %DataRAM_3_addr_8" [Crypto.cpp:117]   --->   Operation 117 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx17449.3.exit" [Crypto.cpp:117]   --->   Operation 118 'br' 'br_ln117' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_8, i12 %DataRAM_addr_7" [Crypto.cpp:117]   --->   Operation 119 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_9, i12 %DataRAM_addr_8" [Crypto.cpp:117]   --->   Operation 120 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx17449.3.exit" [Crypto.cpp:117]   --->   Operation 121 'br' 'br_ln117' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_8, i12 %DataRAM_9_addr_7" [Crypto.cpp:117]   --->   Operation 122 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln117 = store i32 %AddRes_9, i12 %DataRAM_9_addr_8" [Crypto.cpp:117]   --->   Operation 123 'store' 'store_ln117' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx17449.3.exit" [Crypto.cpp:117]   --->   Operation 124 'br' 'br_ln117' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0.000 ns)
	'load' operation ('j') on local variable 'j' [13]  (0.000 ns)
	'add' operation ('add_ln111', Crypto.cpp:111) [110]  (1.679 ns)
	'store' operation ('store_ln111', Crypto.cpp:111) of variable 'add_ln111', Crypto.cpp:111 on local variable 'j' [111]  (1.588 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation ('DataRAM_load_5', Crypto.cpp:114) on array 'DataRAM' [26]  (3.254 ns)
	'mux' operation ('AddInput1', Crypto.cpp:114) [30]  (1.827 ns)

 <State 3>: 5.802ns
The critical path consists of the following:
	'add' operation ('add_ln40', Arithmetic.cpp:40->Crypto.cpp:116) [32]  (2.552 ns)
	'add' operation ('add_ln44', Arithmetic.cpp:44->Crypto.cpp:116) [34]  (2.552 ns)
	'select' operation ('AddRes', Arithmetic.cpp:43->Crypto.cpp:116) [35]  (0.698 ns)

 <State 4>: 5.802ns
The critical path consists of the following:
	'add' operation ('add_ln40_2', Arithmetic.cpp:40->Crypto.cpp:116) [70]  (2.552 ns)
	'icmp' operation ('icmp_ln43_2', Arithmetic.cpp:43->Crypto.cpp:116) [71]  (2.552 ns)
	'select' operation ('AddRes', Arithmetic.cpp:43->Crypto.cpp:116) [73]  (0.698 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln117', Crypto.cpp:117) of variable 'AddRes', Arithmetic.cpp:43->Crypto.cpp:116 on array 'DataRAM_9' [106]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
