Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Nov 14 01:44:57 2014
| Host         : laptop running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
| Design       : zynq_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   161 |
| Minimum Number of register sites lost to control set restrictions |   479 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1151 |          371 |
| No           | No                    | Yes                    |             110 |           34 |
| No           | Yes                   | No                     |             592 |          206 |
| Yes          | No                    | No                     |            1035 |          351 |
| Yes          | No                    | Yes                    |             135 |           28 |
| Yes          | Yes                   | No                     |             626 |          188 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE                    |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              2 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/active_delay_i                                                                                           |                2 |              2 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/n_0_in_de_mux_i_1                                                                                                          |                3 |              3 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/active_delay_i                                                                                                        |                2 |              3 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/wen                                                                                                 | zynq_design_i/v_rgb2ycrcb_0/U0/sclr                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                3 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/n_0_word_count[4]_i_1                                                                               | zynq_design_i/v_rgb2ycrcb_0/U0/sclr                                                                                                                                                 |                2 |              5 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/read_en                                                                                                                            |                                                                                                                                                                                     |                3 |              5 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                2 |              6 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                3 |              6 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                2 |              7 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                3 |              7 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_yuv444to422_0/U0/ofifo/fifo/n_0_fifo_size_more.s_rd_ptr[3]_i_1                                                                                                      |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/n_0_HCount[12]_i_1                                                                                                                   |                                                                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/n_0_TartanBarVCount[8]_i_2                                                                                                           | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/n_0_TartanBarVCount[8]_i_1                                                                                                            |                2 |              9 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                3 |             10 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/n_0_col_cnt[12]_i_2                                                                                                  | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/n_0_col_cnt[12]_i_1                                                                                                   |                4 |             10 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/count_reset                                                                                                                         |                2 |             10 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg1                                                                                                                    |                4 |             11 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    |                                                                                                                                                                                     |                9 |             11 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/n_0_v_count[0]_i_2                                                                                                         | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                    |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                                          | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                   |                2 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                                          | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                   |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                                          | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                   |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                                          | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                   |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1                                                                                         | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                   |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en                                                                                                                           | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                    |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                  |                                                                                                                                                                                     |                5 |             12 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[11]_i_1                                                                                                             |                                                                                                                                                                                     |                4 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/n_0_row_cnt[0]_i_2                                                                                                   | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/n_0_row_cnt[0]_i_1                                                                                                    |                4 |             13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/n_0_NO_VTIMING_IF.row_cnt[0]_i_2                                                                        | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/n_0_NO_VTIMING_IF.row_cnt[0]_i_1                                                                         |                4 |             13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/n_0_NO_VTIMING_IF.col_cnt[0]_i_2                                                                        | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/n_0_NO_VTIMING_IF.col_cnt[0]_i_1                                                                         |                4 |             13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                   |                5 |             15 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                3 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                            |                                                                                                                                                                                     |               13 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                   |                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                            |                                                                                                                                                                                     |               11 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                           |                                                                                                                                                                                     |               12 |             16 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                2 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en                                                                                                                           | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_6_in                                                                                                                      |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/read_en                                                                                                                            | zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/n_0_in_de_mux_i_1                                                                                                          |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                             |                                                                                                                                                                                     |                7 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                |                                                                                                                                                                                     |                7 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                   |                                                                                                                                                                                     |                7 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                  |                6 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                            |                                                                                                                                                                                     |                6 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |               11 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |               12 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                5 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                             |                                                                                                                                                                                     |                5 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                   |                7 |             16 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |                9 |             17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_tpg_0/U0/sclr                                                                                                                                                       |               10 |             18 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             18 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             18 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/n_0_rd_ptr_rep[9]_i_1                                                                                     | zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                   |                6 |             22 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in                                                                                                                               |                                                                                                                                                                                     |                6 |             24 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                     |                7 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                5 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                5 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                     |                6 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | zynq_design_i/v_rgb2ycrcb_0/U0/sclr                                                                                                                                                 |               15 |             26 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               13 |             27 |
|  dbg_hub/inst/idrck                                | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                7 |             28 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/core_en_i                                                                                               | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/n_0_random_num[29]_i_1                                                                                                          |               11 |             30 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/core_en_i                                                                                               | zynq_design_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/n_0_random_num[29]_i_1                                                                                                          |               12 |             30 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_yuv444to422_0/U0/ofifo/fifo/we_a                                                                                                                                   |                                                                                                                                                                                     |                5 |             36 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/core_en_i                                                                                               | zynq_design_i/v_tpg_0/U0/sclr                                                                                                                                                       |               13 |             37 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                9 |             41 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                9 |             41 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |               24 |             43 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                9 |             49 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en                                                                                                                           | zynq_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg1                                                                                                                    |               16 |             51 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen                                                                                                         |                                                                                                                                                                                     |                7 |             52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/wen                                                                                                 |                                                                                                                                                                                     |                7 |             52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen                                                                                             |                                                                                                                                                                                     |                7 |             52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               25 |             58 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               18 |             70 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O19                                                                                                                 |               27 |             76 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/core_ce                                                                                                              |                                                                                                                                                                                     |               15 |             92 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                     |               25 |            101 |
|  dbg_hub/inst/idrck                                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               31 |            135 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/core_ce                                                                                                              | zynq_design_i/v_rgb2ycrcb_0/U0/sclr                                                                                                                                                 |               42 |            166 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/core_en_i                                                                                               |                                                                                                                                                                                     |               56 |            257 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    |                                                                                                                                                                                     |              375 |           1234 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


