
---------- Begin Simulation Statistics ----------
final_tick                                   29132500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693008                       # Number of bytes of host memory used
host_op_rate                                    86351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                              140504586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8977                       # Number of instructions simulated
sim_ops                                         17902                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    29132500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4450                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3884                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3788                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     378                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     11932                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6978                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               917                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1784                       # Number of branches committed
system.cpu.commit.bw_lim_events                   814                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17078                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 8977                       # Number of instructions committed
system.cpu.commit.committedOps                  17902                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        30791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.581404                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.622889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25497     82.81%     82.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1481      4.81%     87.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          933      3.03%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1075      3.49%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          516      1.68%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          205      0.67%     96.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          161      0.52%     97.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          109      0.35%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          814      2.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        30791                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2035                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  157                       # Number of function calls committed.
system.cpu.commit.int_insts                     16288                       # Number of committed integer instructions.
system.cpu.commit.loads                          1985                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          109      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            12959     72.39%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               7      0.04%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.20%     73.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             14      0.08%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      2.09%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              84      0.47%     75.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.69%     76.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            250      1.40%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.04%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1921     10.73%     89.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1360      7.60%     97.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.36%     97.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      2.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17902                       # Class of committed instruction
system.cpu.commit.refs                           3760                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        8977                       # Number of Instructions Simulated
system.cpu.committedOps                         17902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.490587                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.490587                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11063                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  42011                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15682                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5579                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    924                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   547                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        3253                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2381                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.fetch.Branches                        5005                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3146                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   448                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          23076                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           600                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1848                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.085899                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              18217                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1040                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.396046                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              33795                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.353573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.846896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26844     79.43%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      354      1.05%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      216      0.64%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      473      1.40%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      449      1.33%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      352      1.04%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      300      0.89%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      273      0.81%     86.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4534     13.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                33795                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3986                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1577                       # number of floating regfile writes
system.cpu.idleCycles                           24471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2578                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.485789                       # Inst execution rate
system.cpu.iew.exec_refs                         5651                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2380                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2213                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4148                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               116                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3175                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               35000                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3271                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1646                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 28305                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   908                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    924                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   918                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              599                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2158                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1399                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1081                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             55                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     29152                       # num instructions consuming a value
system.cpu.iew.wb_count                         27473                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649938                       # average fanout of values written-back
system.cpu.iew.wb_producers                     18947                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.471510                       # insts written-back per cycle
system.cpu.iew.wb_sent                          27833                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    36399                       # number of integer regfile reads
system.cpu.int_regfile_writes                   20919                       # number of integer regfile writes
system.cpu.ipc                               0.154069                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.154069                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               392      1.31%      1.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 22291     74.41%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.02%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    39      0.13%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  15      0.05%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.26%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.28%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.41%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 250      0.83%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.63%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3522     11.76%     91.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2106      7.03%     98.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              97      0.32%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            464      1.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  29957                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2159                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                4299                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2081                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2299                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         398                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     338     84.92%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.25%     85.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      2.01%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.25%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     22      5.53%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     7      1.76%     94.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.50%     95.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      4.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  27804                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              89999                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        25392                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             49793                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      34958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     29957                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  42                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         33795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.886433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.890615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25641     75.87%     75.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1714      5.07%     80.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1400      4.14%     85.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 918      2.72%     87.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1192      3.53%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1008      2.98%     94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 959      2.84%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 577      1.71%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 386      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           33795                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.514142                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3252                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           152                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               126                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               31                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4148                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3175                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12310                       # number of misc regfile reads
system.cpu.numCycles                            58266                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    4112                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 19397                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16063                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 97845                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  39623                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               42454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5690                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5558                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    924                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5761                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    23037                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4082                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            56128                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1245                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1737                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        64957                       # The number of ROB reads
system.cpu.rob.rob_writes                       73054                       # The number of ROB writes
system.cpu.timesIdled                             284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::WritebackClean          147                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           115                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        42688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        42688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               752                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006649                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.081324                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     747     99.34%     99.34% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.66%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 752                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1633000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2775500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1232500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 750                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1142366773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         505277611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1647644383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1142366773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1142366773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1142366773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        505277611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1647644383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025974750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        147                       # Number of write requests accepted
system.mem_ctrls.readBursts                       750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8635250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22641500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11559.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30309.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.034483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.553708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.476110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           52     29.89%     29.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     25.29%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     15.52%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      8.62%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      7.47%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.30%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.15%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.15%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      8.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.125000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.562576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.444265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             4     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     12.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     25.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  47808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1641.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1647.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      29128000                       # Total gap between requests
system.mem_ctrls.avgGap                      32472.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1135776194.971251964569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 505277610.915644049644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281197974.770445406437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          147                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14987750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7653750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    349702500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28822.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33277.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2378928.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               878220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3020220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             261000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         12985170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           19684545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.690209                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       517000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     27835500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2313360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         11289420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1680000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           18214275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.221831                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4292000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     24060500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        29132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2482                       # number of overall hits
system.cpu.icache.overall_hits::total            2482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          663                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            663                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          663                       # number of overall misses
system.cpu.icache.overall_misses::total           663                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38905000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38905000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38905000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38905000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.210811                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.210811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.210811                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.210811                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58680.241327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58680.241327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58680.241327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58680.241327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          147                       # number of writebacks
system.cpu.icache.writebacks::total               147                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31589500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31589500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.165978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.165978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.165978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.165978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60516.283525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60516.283525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60516.283525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60516.283525                       # average overall mshr miss latency
system.cpu.icache.replacements                    147                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          663                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           663                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38905000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38905000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.210811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.210811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58680.241327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58680.241327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.165978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.165978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60516.283525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60516.283525                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.946097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.598639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.946097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.417863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.417863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6812                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4004                       # number of overall hits
system.cpu.dcache.overall_hits::total            4004                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          370                       # number of overall misses
system.cpu.dcache.overall_misses::total           370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23003999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23003999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23003999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23003999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.084591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.084591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62172.970270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62172.970270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62172.970270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62172.970270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14953499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14953499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14953499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14953499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.052583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.052583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65015.213043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65015.213043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65015.213043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65015.213043                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15413000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15413000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.096998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61162.698413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61162.698413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66773.913043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66773.913043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7590999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7590999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64330.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64330.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7274499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7274499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.064752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63256.513043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63256.513043                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           138.636509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   138.636509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.135387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.135387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8978                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   30438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 704219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694032                       # Number of bytes of host memory used
host_op_rate                                  1439607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                               83125864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11012                       # Number of instructions simulated
sim_ops                                         22589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1305500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                13                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               342                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                312                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              260                       # Number of indirect misses.
system.cpu.branchPred.lookups                     801                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      1031                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      624                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                13                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        715                       # Number of branches committed
system.cpu.commit.bw_lim_events                   406                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts             187                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 2035                       # Number of instructions committed
system.cpu.commit.committedOps                   4687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         2483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.887636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.302116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1858     74.83%     74.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1           11      0.44%     75.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            2      0.08%     75.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            4      0.16%     75.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     75.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     75.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            2      0.08%     75.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          200      8.05%     83.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          406     16.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         2483                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  205                       # Number of function calls committed.
system.cpu.commit.int_insts                      4482                       # Number of committed integer instructions.
system.cpu.commit.loads                           813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             3467     73.97%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             813     17.35%     91.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            407      8.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4687                       # Class of committed instruction
system.cpu.commit.refs                           1220                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        2035                       # Number of Instructions Simulated
system.cpu.committedOps                          4687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.283047                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.283047                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  1500                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   5113                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      335                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       302                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     15                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   371                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         834                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         412                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         801                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       648                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     5                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           2276                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                      30                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.306779                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                541                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.871697                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               2523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.090765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.851757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1506     59.69%     59.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       72      2.85%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       23      0.91%     63.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       72      2.85%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      233      9.24%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      188      7.45%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      144      5.71%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       75      2.97%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      210      8.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2523                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                              88                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                   16                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      729                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.849483                       # Inst execution rate
system.cpu.iew.exec_refs                         1246                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        412                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                      25                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   849                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  427                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                4926                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   834                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                34                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  4829                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     15                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     2                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              603                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads           36                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           19                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           16                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      3536                       # num instructions consuming a value
system.cpu.iew.wb_count                          4820                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.779412                       # average fanout of values written-back
system.cpu.iew.wb_producers                      2756                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.846036                       # insts written-back per cycle
system.cpu.iew.wb_sent                           4827                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     5924                       # number of integer regfile reads
system.cpu.int_regfile_writes                    3477                       # number of integer regfile writes
system.cpu.ipc                               0.779395                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.779395                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3598     74.08%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  840     17.29%     91.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 418      8.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   4857                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          25                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005147                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      25    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   4881                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              12273                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         4820                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              5152                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       4720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      4857                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined             224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 5                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined          308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          2523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.925089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.074814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                 855     33.89%     33.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 618     24.49%     58.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 239      9.47%     67.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 163      6.46%     74.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 244      9.67%     83.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 189      7.49%     91.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 156      6.18%     97.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  57      2.26%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   2      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2523                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.860207                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         648                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               113                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                8                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  849                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 427                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    2512                       # number of misc regfile reads
system.cpu.numCycles                             2611                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     411                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  3971                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                      372                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1027                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   553                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                  9985                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   5049                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                4300                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       521                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                     15                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1204                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                      318                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             6248                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1392                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         6951                       # The number of ROB reads
system.cpu.rob.rob_writes                        9837                       # The number of ROB writes
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             7                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  2                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              5                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port            9                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      9                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 5                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       5    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   5                       # Request fanout histogram
system.membus.reqLayer2.occupancy               16500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy              10500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   4                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         196093451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             196093451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    196093451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        196093451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        196093451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            196093451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000021250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  12                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                         5                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                         2500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   96250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                       500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                19250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     5                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       245.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    245.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1292000                       # Total gap between requests
system.mem_ctrls.avgGap                     184571.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 245116813.481424748898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        96250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     19250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           595650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy             595650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        456.261969                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1305500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           595650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy             631350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.607813                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1305500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         1305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          642                       # number of overall hits
system.cpu.icache.overall_hits::total             642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total             6                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17166.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            5                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       101000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       101000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007716                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        20200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        20200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        20200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        20200                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        20200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        20200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   7                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.732422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.732422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1298                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          638                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              638                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          638                       # number of overall hits
system.cpu.dcache.overall_hits::total             638                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data          638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          638                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data          231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data          407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      1305500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.224609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.224609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              1276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             1276                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   33227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1031574                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695056                       # Number of bytes of host memory used
host_op_rate                                  2109110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                              248382088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11514                       # Number of instructions simulated
sim_ops                                         23654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2789000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  439                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               106                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               370                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             439                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.lookups                     468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      29                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       752                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      441                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               106                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        136                       # Number of branches committed
system.cpu.commit.bw_lim_events                    33                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            1785                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  502                       # Number of instructions committed
system.cpu.commit.committedOps                   1065                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         1876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.567697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.559556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1558     83.05%     83.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1           87      4.64%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           50      2.67%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           60      3.20%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           38      2.03%     95.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           26      1.39%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           16      0.85%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            8      0.43%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           33      1.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         1876                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   12                       # Number of function calls committed.
system.cpu.commit.int_insts                      1062                       # Number of committed integer instructions.
system.cpu.commit.loads                           134                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              825     77.46%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             134     12.58%     90.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            103      9.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1065                       # Class of committed instruction
system.cpu.commit.refs                            237                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         502                       # Number of Instructions Simulated
system.cpu.committedOps                          1065                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              11.111554                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.111554                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   505                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   3389                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1104                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       414                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    106                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    58                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         201                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         150                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         468                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       244                       # Number of cache lines fetched
system.cpu.fetch.Cycles                           797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    73                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           1665                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             3                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     212                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.083901                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                 59                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.298494                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               2187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.692273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.143554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1655     75.67%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       19      0.87%     76.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       19      0.87%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       16      0.73%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       22      1.01%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       26      1.19%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       17      0.78%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       28      1.28%     82.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      385     17.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2187                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            3391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  132                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      221                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.372176                       # Inst execution rate
system.cpu.iew.exec_refs                          351                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        150                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     383                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   302                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  255                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                2779                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   201                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               133                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2076                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    106                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                4                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          173                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          154                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      1940                       # num instructions consuming a value
system.cpu.iew.wb_count                          2029                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.701031                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1360                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.363750                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2053                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2273                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1627                       # number of integer regfile writes
system.cpu.ipc                               0.089996                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.089996                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                41      1.86%      1.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  1786     80.85%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  218      9.87%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 164      7.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2209                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          34                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015392                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      29     85.29%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4     11.76%     97.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      2.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2202                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               6657                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2029                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              4527                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       2730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2209                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            1748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          2187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.010059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.959538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                1575     72.02%     72.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 140      6.40%     78.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                  91      4.16%     82.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  67      3.06%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  92      4.21%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  96      4.39%     94.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  66      3.02%     97.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  38      1.74%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  22      1.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2187                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.396020                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         245                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             5                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               42                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 255                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1032                       # number of misc regfile reads
system.cpu.numCycles                             5578                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     411                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1101                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     33                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1135                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  7262                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   3146                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                3187                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       437                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    106                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    37                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2117                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             4030                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             61                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       138                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         4693                       # The number of ROB reads
system.cpu.rob.rob_writes                        5953                       # The number of ROB writes
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           23                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            90                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 70                       # Transaction distribution
system.membus.trans_dist::WritebackClean           22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             54                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                68                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.014706                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.121268                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      67     98.53%     98.53% # Request fanout histogram
system.membus.snoop_fanout::1                       1      1.47%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                  68                       # Request fanout histogram
system.membus.reqLayer2.occupancy              195000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             296500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy              74750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  68                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1239153819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         321262101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1560415920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1239153819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1239153819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1239153819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        321262101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1560415920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000012984500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          68                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         22                       # Number of write requests accepted
system.mem_ctrls.readBursts                        68                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       22                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       836250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2111250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12297.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31047.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       51                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      12                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    68                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   22                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.962963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.422626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.792950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13     48.15%     48.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     14.81%     62.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      7.41%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      7.41%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      3.70%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      7.41%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      3.70%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      3.70%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   4352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1560.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       367.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1560.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    504.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       2805000                       # Total gap between requests
system.mem_ctrls.avgGap                      31166.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1239153818.572965383530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 321262101.111509501934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 367156686.984582304955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           22                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1646000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       465250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks     66311000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30481.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33232.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3014136.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              314160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1110360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           135840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            2433480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        872.527788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       325750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          1252860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            15840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            2132145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        764.483686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      2529000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         2789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          148                       # number of overall hits
system.cpu.icache.overall_hits::total             148                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      5170000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5170000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5170000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5170000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.393443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.393443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.393443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.393443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53854.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53854.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53854.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53854.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3469500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3469500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.221311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.221311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.221311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.221311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        64250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        64250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        64250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        64250                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             148                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5170000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5170000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.393443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.393443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53854.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53854.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3469500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3469500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.221311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.221311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        64250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        64250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.533530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.352668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.533530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.766667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.766667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              544                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          273                       # number of overall hits
system.cpu.dcache.overall_hits::total             273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           18                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             18                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           18                       # number of overall misses
system.cpu.dcache.overall_misses::total            18                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1118000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1118000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62111.111111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62111.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62111.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62111.111111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       918000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       918000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048110                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048110                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65571.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65571.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65571.428571                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.095745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62111.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62111.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       918000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       918000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.074468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.074468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65571.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      2789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           236.538906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               244                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.143443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   236.538906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.230995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.230995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              596                       # Number of data accesses

---------- End Simulation Statistics   ----------
