INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOV_RMS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ZYNQ/7020/verilog_data/MOV_AVR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOV_AVR
INFO: [VRFC 10-311] analyzing module MOV_AVR_RMS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/Desktop/MY_DDS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MY_DDS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/imports/verilog_data/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_diver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ZYNQ/7035/test2023/test2023.srcs/sources_1/new/testbench_am.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_am
