// Seed: 260741057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1 + id_4;
  always #(1) id_4 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output logic id_2,
    input tri id_3
);
  always @(id_3 or negedge id_3) id_2 = #1 1;
  logic [7:0] id_5;
  wire id_6;
  assign id_5[1] = id_0;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
