[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/rp32/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv:19:1: No timescale set for "riscv_isa_pkg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:21:1: No timescale set for "r5p_soc_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv:19:1: No timescale set for "r5p_soc_mem".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:23:1: No timescale set for "r5p_soc_gpio".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv:19:1: No timescale set for "r5p_bus_if".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:19:1: No timescale set for "r5p_bus_dec".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: No timescale set for "r5p_bus_arb".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:21:1: No timescale set for "r5p_wbu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv:19:1: No timescale set for "r5p_pkg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:21:1: No timescale set for "r5p_lsu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:19:1: No timescale set for "r5p_gpr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:24:1: No timescale set for "r5p_core".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv:21:1: No timescale set for "r5p_bru".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:21:1: No timescale set for "r5p_alu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: No timescale set for "r5p_soc_de0_cv".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv:19:1: Compile package "riscv_isa_pkg".

[INF:CP0301] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv:19:1: Compile package "r5p_pkg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:21:1: Compile module "work@r5p_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv:21:1: Compile module "work@r5p_bru".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Compile module "work@r5p_bus_arb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:19:1: Compile module "work@r5p_bus_dec".

[INF:CP0304] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv:19:1: Compile interface "work@r5p_bus_if".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:24:1: Compile module "work@r5p_core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:19:1: Compile module "work@r5p_gpr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:21:1: Compile module "work@r5p_lsu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Compile module "work@r5p_soc_de0_cv".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:23:1: Compile module "work@r5p_soc_gpio".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv:19:1: Compile module "work@r5p_soc_mem".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:21:1: Compile module "work@r5p_soc_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:21:1: Compile module "work@r5p_wbu".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:91:26: Implicit port type (wire) for "GPIO_0",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:180:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:203:1: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:269:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_d32".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:167:1: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:80:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:348:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:424:6: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:1: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:1: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Compile generate block "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:47:1: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:68:8: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:98:1: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:223:1: Compile generate block "work@r5p_soc_de0_cv.gen_gpio[0]".

Instance tree:
[TOP] work@r5p_bus_arb work@r5p_bus_arb
[TOP] work@r5p_soc_de0_cv work@r5p_soc_de0_cv
[MOD] work@r5p_soc_top work@r5p_soc_de0_cv.soc
[SCO] work@r5p_soc_de0_cv.gen_gpio[0] work@r5p_soc_de0_cv.gen_gpio[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_if
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_ls
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[1]
[MOD] work@r5p_core work@r5p_soc_de0_cv.soc.core
[MOD] work@r5p_bus_dec work@r5p_soc_de0_cv.soc.ls_dec
[SCO] work@r5p_soc_de0_cv.soc.gen_cyclone_v work@r5p_soc_de0_cv.soc.gen_cyclone_v
[MOD] work@r5p_soc_gpio work@r5p_soc_de0_cv.soc.soc_gpio
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bru_alu work@r5p_soc_de0_cv.soc.core.gen_bru_alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bra_add work@r5p_soc_de0_cv.soc.core.gen_bra_add
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gen_d32 work@r5p_soc_de0_cv.soc.core.gen_d32
[MOD] work@r5p_gpr work@r5p_soc_de0_cv.soc.core.gpr
[MOD] work@r5p_alu work@r5p_soc_de0_cv.soc.core.alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_nomdu work@r5p_soc_de0_cv.soc.core.gen_nomdu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.gen_lsa_alu
[MOD] work@r5p_lsu work@r5p_soc_de0_cv.soc.core.lsu
[MOD] work@r5p_wbu work@r5p_soc_de0_cv.soc.core.wbu
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.s
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.m[0]
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.ls_dec.m[1]
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem
[SCO] work@r5p_bus_if work@r5p_soc_de0_cv.soc.soc_gpio.bus
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_min work@r5p_soc_de0_cv.soc.soc_gpio.gen_min
[SCO] work@r5p_soc_gpio.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED
[SCO] work@r5p_soc_gpio.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.blk_rdt work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default
[SCO] work@r5p_soc_gpio.UNNAMED.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED.UNNAMED
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Top level module "work@r5p_bus_arb".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Top level module "work@r5p_soc_de0_cv".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32".

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096".

[WRN:EL0500] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:277:3: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 14.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv:19:1: Instance "work@r5p_bus_arb".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:55:1: Instance "work@r5p_soc_de0_cv".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:200:1: Instance "work@r5p_soc_de0_cv.soc".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv:223:22: Scope "work@r5p_soc_de0_cv.gen_gpio[0]".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:80:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_if".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:81:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_ls".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:82:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[0]".

[NTE:EL0524] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:82:1: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[1]".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:88:1: Instance "work@r5p_soc_de0_cv.soc.core".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:127:1: Instance "work@r5p_soc_de0_cv.soc.ls_dec".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Scope "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:385:1: Instance "work@r5p_soc_de0_cv.soc.soc_gpio".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:159:6: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:180:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:203:1: Scope "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:237:22: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:246:10: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:269:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_d32".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:286:1: Instance "work@r5p_soc_de0_cv.soc.core.gpr".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:310:1: Instance "work@r5p_soc_de0_cv.soc.core.alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:348:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:424:6: Scope "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:436:1: Instance "work@r5p_soc_de0_cv.soc.core.lsu".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv:468:1: Instance "work@r5p_soc_de0_cv.soc.core.wbu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:27:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.s".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:28:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.m[0]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:28:18: Scope "work@r5p_soc_de0_cv.soc.ls_dec.m[1]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:46:22: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:62:1: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:77:12: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:79:29: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:263:3: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv:277:3: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:36:18: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.bus".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:47:1: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:98:1: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:129:14: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:132:33: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:167:1: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:80:6: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:72:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:81:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:98:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:107:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:129:10: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:132:22: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv:138:13: Scope "work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:56:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:60:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:68:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:70:10: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv:83:13: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv:65:37: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:68:8: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:133:16: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED.UNNAMED".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]".

[NTE:EL0523] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv:111:3: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:85:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:86:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:87:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:88:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:89:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:90:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv:91:15: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:75:18: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED".

[NTE:EL0522] ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv:77:14: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                28
array_net                                              7
array_typespec                                         8
assign_stmt                                            6
assignment                                           816
begin                                                245
bit_select                                            68
bit_typespec                                        5539
case_item                                            320
case_stmt                                             44
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            6672
cont_assign                                          132
design                                                 1
enum_const                                           412
enum_typespec                                         50
enum_var                                              60
event_control                                         12
for_stmt                                               1
func_call                                             19
function                                              29
gen_scope                                             30
gen_scope_array                                       30
hier_path                                            678
if_else                                               23
if_stmt                                               28
int_typespec                                         168
int_var                                               17
integer_typespec                                      23
interface                                             13
interface_array                                        2
interface_typespec                                    21
io_decl                                              235
logic_net                                            417
logic_typespec                                      1102
logic_var                                            203
modport                                               22
module                                                93
module_array                                           1
module_typespec                                        1
named_begin                                            1
operation                                           2055
package                                                8
packed_array_typespec                                  2
param_assign                                         158
parameter                                            163
part_select                                           60
port                                                 217
range                                                973
ref_obj                                             5332
return_stmt                                            2
string_typespec                                      751
struct_net                                            52
struct_typespec                                     1161
struct_var                                            79
sys_func_call                                         43
tagged_pattern                                       740
task                                                   9
typespec_member                                     6883
union_typespec                                         6
union_var                                              1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                54
array_net                                              7
array_typespec                                         8
assign_stmt                                            7
assignment                                          5667
begin                                               1759
bit_select                                           125
bit_typespec                                        5539
case_item                                           1953
case_stmt                                            243
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            6733
cont_assign                                          207
design                                                 1
enum_const                                           417
enum_typespec                                         51
enum_var                                              88
event_control                                         23
for_stmt                                               2
func_call                                             62
function                                             178
gen_scope                                             45
gen_scope_array                                       45
hier_path                                           4520
if_else                                               93
if_stmt                                              187
int_typespec                                         168
int_var                                               18
integer_typespec                                      23
interface                                             13
interface_array                                        2
interface_typespec                                    21
io_decl                                              428
logic_net                                            417
logic_typespec                                      1102
logic_var                                            207
modport                                               22
module                                                97
module_array                                           1
module_typespec                                        1
named_begin                                            2
operation                                           5726
package                                                8
packed_array_typespec                                  2
param_assign                                         158
parameter                                            163
part_select                                          197
port                                                 321
range                                                977
ref_obj                                            20154
return_stmt                                           16
string_typespec                                      751
struct_net                                            52
struct_typespec                                     1161
struct_var                                           107
sys_func_call                                        137
tagged_pattern                                       740
task                                                  18
typespec_member                                     6883
union_typespec                                         6
union_var                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/rp32/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/rp32/slpp_all/checker/surelog.chk.html ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 76


[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_alu.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_alu_000.sv        | 69 | 184 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_bru.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_bru_000.sv        | 19 | 55 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_core.sv       | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_core_000.sv       | 246 | 489 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_gpr.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_gpr_000.sv        | 126 | 181 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_lsu.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_lsu_000.sv        | 53 | 159 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_pkg.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_pkg_000.sv        | 4 | 38 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/core/r5p_wbu.sv        | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_wbu_000.sv        | 33 | 95 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/riscv/riscv_isa_pkg.sv | ${SURELOG_DIR}/build/regression/rp32/roundtrip/riscv_isa_pkg_000.sv  | 352 | 1046 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_arb.sv     | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_bus_arb_000.sv    | 26 | 50 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_dec.sv     | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_bus_dec_000.sv    | 35 | 83 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_bus_if.sv      | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_bus_if_000.sv     | 32 | 68 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_gpio.sv    | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_soc_gpio_000.sv   | 68 | 146 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_mem.sv     | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_soc_mem_000.sv    | 14 | 67 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/hdl/rtl/soc/r5p_soc_top.sv     | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_soc_top_000.sv    | 277 | 404 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Rp32/r5p_soc_de0_cv.sv              | ${SURELOG_DIR}/build/regression/rp32/roundtrip/r5p_soc_de0_cv_000.sv | 117 | 232 |