Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 01:13:14 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.83e-02    0.674 6.05e+06    0.699 100.0
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_1)  8.41e-06 3.35e-04 1.14e+04 3.55e-04   0.1
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_0)  2.69e-05 5.64e-03 1.23e+04 5.68e-03   0.8
  UART_RX_Clock_Divider (ClkDiv_Width6)
                                       2.34e-04 5.95e-04 1.69e+05 9.98e-04   0.1
  UART_TX_Clock_Divider (ClkDiv_Width8)
                                       1.14e-04 1.09e-03 2.09e+05 1.42e-03   0.2
    add_31_aco (ClkDiv_Width8_DW01_inc_0)
                                       5.35e-06 2.36e-05 4.03e+04 6.93e-05   0.0
  UART_RX_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 2.19e-02 8.11e+04 2.19e-02   3.1
  ALU_CLOCK (CLK_GATE)                 6.42e-03 3.56e-03 4.87e+03 9.99e-03   1.4
  Async_FIFO (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                       4.29e-03    0.264 1.56e+06    0.269  38.6
    wptr_full (WR_CONTRL_ADDR_WIDTH4)     0.000 1.11e-02 1.10e+05 1.12e-02   1.6
    rptr_empty (RD_CONTRL_ADDR_WIDTH4)    0.000 4.78e-05 1.09e+05 1.57e-04   0.0
    SYNC_W2R (F_DATA_SYNC_BUS_WIDTH5_1)
                                          0.000 8.02e-05 4.07e+04 1.21e-04   0.0
    SYNC_R2W (F_DATA_SYNC_BUS_WIDTH5_0)
                                          0.000 1.82e-02 4.84e+04 1.83e-02   2.6
    FIFO_MEMORY (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                       3.78e-03    0.234 1.25e+06    0.239  34.2
  TX_BUSY_GEN (PULSE_GEN)                 0.000 8.02e-06 5.69e+03 1.37e-05   0.0
  U0_UART (UART_DATA_WIDTH8)           6.05e-04 3.04e-03 7.60e+05 4.41e-03   0.6
    UART_RX (UART_Rx_Width8)           3.28e-04 2.77e-03 4.52e+05 3.55e-03   0.5
      UART_FSM_Controller (UART_Rx_Controller)
                                       5.66e-05 1.02e-03 1.24e+05 1.20e-03   0.2
      UART_Sampler (Sampler)           1.69e-05 2.78e-04 2.68e+04 3.22e-04   0.0
      UART_Config_block (Configuration_block)
                                       1.03e-05 5.94e-04 1.64e+05 7.68e-04   0.1
        r70 (Configuration_block_DW01_inc_0)
                                       1.71e-07 5.80e-07 4.06e+04 4.14e-05   0.0
      UART_Sampling_Register (Sampling_Register)
                                          0.000 8.51e-04 1.24e+05 9.75e-04   0.1
    UART_TX (UART_Tx_Width8)           2.59e-04 2.55e-04 3.07e+05 8.20e-04   0.1
      FSM_control_block (FSM_controller)
                                       1.40e-06 2.84e-05 3.06e+04 6.04e-05   0.0
      parity_block (Parity_calc_Width8)
                                          0.000 6.42e-05 1.04e+05 1.68e-04   0.0
      ser_block (serializer_Width8)       0.000 1.36e-04 1.67e+05 3.03e-04   0.0
        add_31 (serializer_Width8_DW01_inc_0)
                                          0.000    0.000 4.06e+04 4.06e-05   0.0
  ALU (ALU_DATA_WIDTH8_FUNC_WIDTH4)    9.43e-04 6.23e-02 1.58e+06 6.48e-02   9.3
    mult_39 (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                          0.000    0.000 5.71e+05 5.71e-04   0.1
    add_37 (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_0)
                                          0.000    0.000 7.22e+04 7.22e-05   0.0
    sub_38 (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_sub_0)
                                          0.000    0.000 8.25e+04 8.25e-05   0.0
    div_40 (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                          0.000    0.000 4.28e+05 4.28e-04   0.1
  U0_RegFile (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                       3.86e-03    0.252 1.33e+06    0.257  36.8
  System_Control (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                       8.39e-04 6.05e-02 3.18e+05 6.17e-02   8.8
1
