module demux_1to2(input sel, input din, output [1:0] y);
    assign y[0] = ~sel & din;
    assign y[1] = sel & din;
endmodule

// 03_Demux_1to2_4_8 - Testbench Code
module tb_demux_1to2;
    reg sel, din;
    wire [1:0] y;
    demux_1to2 uut(sel, din, y);
    initial begin
        din = 1;
        sel = 0; #10;
        sel = 1; #10;
    end
endmodule