Classic Timing Analyzer report for nBitAddSub1_vhdl
Sun Mar 08 22:16:21 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.692 ns   ; m    ; sum[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 14.692 ns       ; m    ; sum[1] ;
; N/A   ; None              ; 14.468 ns       ; m    ; sum[2] ;
; N/A   ; None              ; 14.243 ns       ; m    ; sum[4] ;
; N/A   ; None              ; 14.181 ns       ; m    ; sum[3] ;
; N/A   ; None              ; 14.174 ns       ; b[0] ; sum[5] ;
; N/A   ; None              ; 14.096 ns       ; a[1] ; sum[5] ;
; N/A   ; None              ; 14.070 ns       ; a[2] ; sum[5] ;
; N/A   ; None              ; 13.675 ns       ; a[0] ; sum[5] ;
; N/A   ; None              ; 13.653 ns       ; b[3] ; sum[5] ;
; N/A   ; None              ; 13.603 ns       ; b[1] ; sum[5] ;
; N/A   ; None              ; 13.574 ns       ; b[2] ; sum[5] ;
; N/A   ; None              ; 13.497 ns       ; a[3] ; sum[5] ;
; N/A   ; None              ; 12.796 ns       ; b[0] ; sum[1] ;
; N/A   ; None              ; 12.739 ns       ; m    ; sum[5] ;
; N/A   ; None              ; 12.586 ns       ; a[1] ; sum[2] ;
; N/A   ; None              ; 12.572 ns       ; b[0] ; sum[2] ;
; N/A   ; None              ; 12.567 ns       ; a[0] ; sum[1] ;
; N/A   ; None              ; 12.429 ns       ; b[1] ; sum[2] ;
; N/A   ; None              ; 12.361 ns       ; a[1] ; sum[4] ;
; N/A   ; None              ; 12.348 ns       ; a[2] ; sum[4] ;
; N/A   ; None              ; 12.347 ns       ; b[0] ; sum[4] ;
; N/A   ; None              ; 12.343 ns       ; a[0] ; sum[2] ;
; N/A   ; None              ; 12.299 ns       ; a[1] ; sum[3] ;
; N/A   ; None              ; 12.292 ns       ; a[1] ; sum[1] ;
; N/A   ; None              ; 12.286 ns       ; a[2] ; sum[3] ;
; N/A   ; None              ; 12.285 ns       ; b[0] ; sum[3] ;
; N/A   ; None              ; 12.229 ns       ; b[0] ; sum[0] ;
; N/A   ; None              ; 12.204 ns       ; b[1] ; sum[4] ;
; N/A   ; None              ; 12.190 ns       ; b[2] ; sum[4] ;
; N/A   ; None              ; 12.142 ns       ; b[1] ; sum[3] ;
; N/A   ; None              ; 12.140 ns       ; b[1] ; sum[1] ;
; N/A   ; None              ; 12.128 ns       ; b[2] ; sum[3] ;
; N/A   ; None              ; 12.118 ns       ; a[0] ; sum[4] ;
; N/A   ; None              ; 12.110 ns       ; b[3] ; sum[4] ;
; N/A   ; None              ; 12.056 ns       ; a[0] ; sum[3] ;
; N/A   ; None              ; 12.055 ns       ; a[2] ; sum[2] ;
; N/A   ; None              ; 11.995 ns       ; a[0] ; sum[0] ;
; N/A   ; None              ; 11.936 ns       ; a[3] ; sum[4] ;
; N/A   ; None              ; 11.902 ns       ; b[2] ; sum[2] ;
; N/A   ; None              ; 11.535 ns       ; b[3] ; sum[3] ;
; N/A   ; None              ; 11.356 ns       ; a[3] ; sum[3] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 22:16:20 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub1_vhdl -c nBitAddSub1_vhdl --timing_analysis_only
Info: Longest tpd from source pin "m" to destination pin "sum[1]" is 14.692 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L16; Fanout = 13; PIN Node = 'm'
    Info: 2: + IC(6.977 ns) + CELL(1.189 ns) = 9.635 ns; Loc. = LC_X12_Y1_N0; Fanout = 2; COMB Node = 'lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[0]~COUTCOUT1'
    Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 10.243 ns; Loc. = LC_X12_Y1_N1; Fanout = 1; COMB Node = 'lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|result[1]'
    Info: 4: + IC(2.341 ns) + CELL(2.108 ns) = 14.692 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'sum[1]'
    Info: Total cell delay = 5.374 ns ( 36.58 % )
    Info: Total interconnect delay = 9.318 ns ( 63.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Sun Mar 08 22:16:22 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


