// Seed: 1037924005
module module_0 ();
  wire id_1 = id_1;
  final id_2 <= 1'd0;
  tri1 id_3 = -1;
  wire id_4;
  wire id_5, id_6;
  assign id_5 = id_1;
  initial $display(-1);
endmodule
module module_1 (
    id_1#(
        .id_2 (1 == $realtime),
        .id_3 (id_4),
        .id_5 (id_6),
        .id_7 (1),
        .id_8 (id_9),
        .id_10(id_11),
        .id_12(id_11)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_15 = 1;
  assign id_12 = 1 | id_15;
  module_0 modCall_1 ();
  wire id_24;
  wire id_25, id_26, id_27;
  wire id_28, id_29;
  wand id_30, id_31;
  tri0 id_32 = id_13, id_33, id_34;
  assign id_8 = -1'b0;
  final for (id_30 = ~id_19; id_13; id_23 = id_16);
endmodule
