--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top_clk.twx top_clk.ncd -o top_clk.twr top_clk.pcf
-ucf clk.ucf

Design file:              top_clk.ncd
Physical constraint file: top_clk.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.858ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X66Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y84.G2      net (fanout=7)        0.483   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X67Y84.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X66Y81.CE      net (fanout=5)        0.769   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X66Y81.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.606ns logic, 1.252ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X66Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y84.G2      net (fanout=7)        0.483   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X67Y84.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X66Y81.CE      net (fanout=5)        0.769   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X66Y81.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.606ns logic, 1.252ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X66Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y84.G2      net (fanout=7)        0.483   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X67Y84.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X66Y80.CE      net (fanout=5)        0.769   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X66Y80.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.606ns logic, 1.252ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X66Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y84.SR      net (fanout=7)        0.522   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X66Y84.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.900ns logic, 0.522ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X66Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y84.SR      net (fanout=7)        0.522   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X66Y84.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.900ns logic, 0.522ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X66Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y85.SR      net (fanout=7)        0.522   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X66Y85.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.900ns logic, 0.522ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.344ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y84.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y84.BY      net (fanout=7)        0.519   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X67Y84.CLK     Tdick                 0.314   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.825ns logic, 0.519ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y84.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y84.BY      net (fanout=7)        0.415   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X67Y84.CLK     Tckdi       (-Th)    -0.117   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.526ns logic, 0.415ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 460 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_F (SLICE_X31Y80.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     16.255ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_F (FF)
  Data Path Delay:      16.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT to vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/RESET
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    SLICE_X0Y1.G2        net (fanout=440)      5.507   vio_instance/U0/I_VIO/RESET
    SLICE_X0Y1.Y         Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X31Y80.SR      net (fanout=453)      8.783   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X31Y80.CLK     Tsrck                 0.794   vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_f_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_F
    -------------------------------------------------  ---------------------------
    Total                                     16.255ns (1.965ns logic, 14.290ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_R (SLICE_X31Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     16.255ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_R (FF)
  Data Path Delay:      16.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT to vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/RESET
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    SLICE_X0Y1.G2        net (fanout=440)      5.507   vio_instance/U0/I_VIO/RESET
    SLICE_X0Y1.Y         Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X31Y81.SR      net (fanout=453)      8.783   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X31Y81.CLK     Tsrck                 0.794   vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_SYNC_R
    -------------------------------------------------  ---------------------------
    Total                                     16.255ns (1.965ns logic, 14.290ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/U_SYNC_F (SLICE_X49Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     14.801ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/U_SYNC_F (FF)
  Data Path Delay:      14.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT to vio_instance/U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/U_SYNC_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/RESET
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    SLICE_X0Y1.G2        net (fanout=440)      5.507   vio_instance/U0/I_VIO/RESET
    SLICE_X0Y1.Y         Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X49Y84.SR      net (fanout=453)      7.329   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X49Y84.CLK     Tsrck                 0.794   vio_instance/U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/sync_f_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/U_SYNC_F
    -------------------------------------------------  ---------------------------
    Total                                     14.801ns (1.965ns logic, 12.836ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 (SLICE_X55Y77.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.900ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 (FF)
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE to vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.YQ      Tcko                  0.454   vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/din_latched
                                                       vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE
    SLICE_X55Y77.BY      net (fanout=1)        0.329   vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/din_latched
    SLICE_X55Y77.CLK     Tckdi       (-Th)    -0.117   vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>
                                                       vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.571ns logic, 0.329ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X65Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.041ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y78.XQ      Tcko                  0.412   vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG
    SLICE_X65Y78.BY      net (fanout=1)        0.512   vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/out_temp
    SLICE_X65Y78.CLK     Tckdi       (-Th)    -0.117   vio_instance/U0/I_VIO/UPDATE<0>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.529ns logic, 0.512ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/U_SYNC_R (SLICE_X45Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.878ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/U_SYNC_R (FF)
  Data Path Delay:      1.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    clk_divide_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT to vio_instance/U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/U_SYNC_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/RESET
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    SLICE_X45Y81.SR      net (fanout=440)      0.978   vio_instance/U0/I_VIO/RESET
    SLICE_X45Y81.CLK     Tcksr       (-Th)    -0.491   vio_instance/U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/U_SYNC_R
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.900ns logic, 0.978ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 673 paths analyzed, 673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_REG (SLICE_X25Y77.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.647ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      3.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_CLK_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.XQ       Tcko                  0.514   vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/clocked
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X25Y77.G4      net (fanout=1)        2.405   vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/clocked
    SLICE_X25Y77.CLK     Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.242ns logic, 2.405ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X48Y64.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.489ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_SYNC_R to vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_SYNC_R
    SLICE_X48Y64.G2      net (fanout=1)        2.202   vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_out
    SLICE_X48Y64.CLK     Tgck                  0.776   vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/fd4_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.287ns logic, 2.202ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X44Y76.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.292ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      3.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_R to vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_R
    SLICE_X44Y76.F1      net (fanout=1)        2.005   vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_out
    SLICE_X44Y76.CLK     Tfck                  0.776   vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/fd4_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.287ns logic, 2.005ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X19Y12.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.100ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/U_SYNC_R to vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/U_SYNC_R
    SLICE_X19Y12.F3      net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_r_out
    SLICE_X19Y12.CLK     Tckf        (-Th)    -0.448   vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/fd4_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.857ns logic, 0.243ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X0Y82.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/U_SYNC_R to vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y85.YQ       Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/U_SYNC_R
    SLICE_X0Y82.F4       net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_out
    SLICE_X0Y82.CLK      Tckf        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/fd4_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/S_SYNC_R_REG (SLICE_X38Y22.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/U_SYNC_R (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/S_SYNC_R_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_divide_0 rising
  Destination Clock:    vio_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/U_SYNC_R to vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/S_SYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y25.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_r_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/U_SYNC_R
    SLICE_X38Y22.F4      net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_r_out
    SLICE_X38Y22.CLK     Tckf        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/fd4_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/SYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/S_SYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14277 paths analyzed, 2600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.668ns.
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG (SLICE_X63Y2.G4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y85.F2      net (fanout=2)        0.429   icon_instance/U0/U_ICON/iSYNC
    SLICE_X66Y85.X       Tilo                  0.660   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y84.G2      net (fanout=4)        0.666   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.G4       net (fanout=1140)     6.958   vio_control<7>
    SLICE_X63Y2.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.668ns (2.615ns logic, 8.053ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y87.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X67Y87.G1      net (fanout=5)        0.685   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X67Y87.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X64Y84.G1      net (fanout=4)        0.422   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.G4       net (fanout=1140)     6.958   vio_control<7>
    SLICE_X63Y2.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.567ns logic, 8.065ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X67Y80.F1      net (fanout=5)        0.552   icon_instance/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X67Y80.X       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X64Y84.G3      net (fanout=1)        0.510   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.G4       net (fanout=1140)     6.958   vio_control<7>
    SLICE_X63Y2.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.587ns (2.567ns logic, 8.020ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X63Y2.F2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.492ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y85.F2      net (fanout=2)        0.429   icon_instance/U0/U_ICON/iSYNC
    SLICE_X66Y85.X       Tilo                  0.660   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y84.G2      net (fanout=4)        0.666   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.F2       net (fanout=1140)     6.782   vio_control<7>
    SLICE_X63Y2.CLK      Tfck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.492ns (2.615ns logic, 7.877ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.456ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y87.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X67Y87.G1      net (fanout=5)        0.685   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X67Y87.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X64Y84.G1      net (fanout=4)        0.422   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.F2       net (fanout=1140)     6.782   vio_control<7>
    SLICE_X63Y2.CLK      Tfck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.456ns (2.567ns logic, 7.889ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X67Y80.F1      net (fanout=5)        0.552   icon_instance/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X67Y80.X       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X64Y84.G3      net (fanout=1)        0.510   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y2.F2       net (fanout=1140)     6.782   vio_control<7>
    SLICE_X63Y2.CLK      Tfck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_R_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.411ns (2.567ns logic, 7.844ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X63Y3.G2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.471ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y85.F2      net (fanout=2)        0.429   icon_instance/U0/U_ICON/iSYNC
    SLICE_X66Y85.X       Tilo                  0.660   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y84.G2      net (fanout=4)        0.666   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y3.G2       net (fanout=1140)     6.761   vio_control<7>
    SLICE_X63Y3.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.471ns (2.615ns logic, 7.856ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.435ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y87.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X67Y87.G1      net (fanout=5)        0.685   icon_instance/U0/U_ICON/iCORE_ID<0>
    SLICE_X67Y87.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X64Y84.G1      net (fanout=4)        0.422   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y3.G2       net (fanout=1140)     6.761   vio_control<7>
    SLICE_X63Y3.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (2.567ns logic, 7.868ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.390ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 0.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X67Y80.F1      net (fanout=5)        0.552   icon_instance/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X67Y80.X       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X64Y84.G3      net (fanout=1)        0.510   icon_instance/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X64Y84.Y       Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X63Y3.G2       net (fanout=1140)     6.761   vio_control<7>
    SLICE_X63Y3.CLK      Tgck                  0.728   vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                     10.390ns (2.567ns logic, 7.823ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/SHIFT_REG (SLICE_X11Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/S_SYNC_F_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y89.XQ      Tcko                  0.411   vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X11Y90.BX      net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/fd5_out
    SLICE_X11Y90.CLK     Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<156>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/SHIFT_REG (SLICE_X37Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/S_SYNC_F_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.XQ      Tcko                  0.411   vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X37Y68.BX      net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/fd5_out
    SLICE_X37Y68.CLK     Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<88>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/SHIFT_REG (SLICE_X1Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vio_control<0> rising at 30.000ns
  Destination Clock:    vio_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/S_SYNC_F_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y33.XQ       Tcko                  0.411   vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X1Y34.BX       net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/fd5_out
    SLICE_X1Y34.CLK      Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<104>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/SR
  Location pin: SLICE_X66Y81.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/SR
  Location pin: SLICE_X66Y81.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/U_CMD/iTARGET<9>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/SR
  Location pin: SLICE_X66Y81.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15429 paths, 0 nets, and 4507 connections

Design statistics:
   Minimum period:  10.668ns{1}   (Maximum frequency:  93.738MHz)
   Maximum path delay from/to any node:   2.858ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov  5 10:06:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



