{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683266175852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683266175853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:26:15 2023 " "Processing started: Fri May 05 11:26:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683266175853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266175853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_reg4 -c pipe_reg4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_reg4 -c pipe_reg4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266175853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683266176149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683266176149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg4-pipe4 " "Found design unit 1: pipe_reg4-pipe4" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266184032 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg4 " "Found entity 1: pipe_reg4" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266184032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_reg4 " "Elaborating entity \"pipe_reg4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683266184113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux10_out pipe_reg4.vhd(19) " "Verilog HDL or VHDL warning at pipe_reg4.vhd(19): object \"mux10_out\" assigned a value but never read" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266184119 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_EX_2 pipe_reg4.vhd(34) " "VHDL Process Statement warning at pipe_reg4.vhd(34): signal \"instr_EX_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10_out_1 pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): signal \"mux10_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu1_out_1 pipe_reg4.vhd(36) " "VHDL Process Statement warning at pipe_reg4.vhd(36): signal \"alu1_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_3 pipe_reg4.vhd(37) " "VHDL Process Statement warning at pipe_reg4.vhd(37): signal \"rf_d2_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_3 pipe_reg4.vhd(38) " "VHDL Process Statement warning at pipe_reg4.vhd(38): signal \"rf_a3_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu3_out_1 pipe_reg4.vhd(39) " "VHDL Process Statement warning at pipe_reg4.vhd(39): signal \"alu3_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184120 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg4.vhd(31) " "VHDL Process Statement warning at pipe_reg4.vhd(31): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_address pipe_reg4.vhd(31) " "VHDL Process Statement warning at pipe_reg4.vhd(31): inferring latch(es) for signal or variable \"mem2_address\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_data pipe_reg4.vhd(31) " "VHDL Process Statement warning at pipe_reg4.vhd(31): inferring latch(es) for signal or variable \"mem2_data\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg4.vhd(31) " "VHDL Process Statement warning at pipe_reg4.vhd(31): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu3_out pipe_reg4.vhd(31) " "VHDL Process Statement warning at pipe_reg4.vhd(31): inferring latch(es) for signal or variable \"alu3_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu3_out pipe_reg4.vhd(52) " "VHDL Process Statement warning at pipe_reg4.vhd(52): signal \"alu3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_address pipe_reg4.vhd(53) " "VHDL Process Statement warning at pipe_reg4.vhd(53): signal \"mem2_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_data pipe_reg4.vhd(54) " "VHDL Process Statement warning at pipe_reg4.vhd(54): signal \"mem2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr pipe_reg4.vhd(55) " "VHDL Process Statement warning at pipe_reg4.vhd(55): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3 pipe_reg4.vhd(56) " "VHDL Process Statement warning at pipe_reg4.vhd(56): signal \"rf_a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683266184121 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[0\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[0\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184122 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[1\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[1\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[2\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[2\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[3\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[3\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[4\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[4\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[5\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[5\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[6\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[6\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[7\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[7\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[8\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[8\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[9\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[9\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[10\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[10\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[11\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[11\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[12\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[12\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[13\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[13\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[14\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[14\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[15\] pipe_reg4.vhd(31) " "Inferred latch for \"alu3_out\[15\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg4.vhd(31) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184123 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg4.vhd(31) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg4.vhd(31) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[0\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[0\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[1\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[1\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[2\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[2\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[3\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[3\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[4\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[4\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[5\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[5\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[6\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[6\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[7\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[7\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[8\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[8\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[9\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[9\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[10\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[10\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[11\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[11\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[12\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[12\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[13\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[13\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[14\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[14\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[15\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_data\[15\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[0\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[0\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184124 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[1\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[1\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[2\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[2\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[3\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[3\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[4\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[4\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[5\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[5\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[6\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[6\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[7\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[7\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[8\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[8\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[9\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[9\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[10\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[10\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[11\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[11\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[12\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[12\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[13\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[13\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[14\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[14\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[15\] pipe_reg4.vhd(31) " "Inferred latch for \"mem2_address\[15\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[0\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[1\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[2\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[3\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[4\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184125 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[5\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[6\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[7\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[8\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[9\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[10\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[11\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[12\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[13\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[14\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg4.vhd(31) " "Inferred latch for \"instr\[15\]\" at pipe_reg4.vhd(31)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266184126 "|pipe_reg4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683266184637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683266185080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266185080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[0\] " "No output dependent on input pin \"mux10_out_1\[0\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[1\] " "No output dependent on input pin \"mux10_out_1\[1\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[2\] " "No output dependent on input pin \"mux10_out_1\[2\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[3\] " "No output dependent on input pin \"mux10_out_1\[3\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[4\] " "No output dependent on input pin \"mux10_out_1\[4\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[5\] " "No output dependent on input pin \"mux10_out_1\[5\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[6\] " "No output dependent on input pin \"mux10_out_1\[6\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[7\] " "No output dependent on input pin \"mux10_out_1\[7\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[8\] " "No output dependent on input pin \"mux10_out_1\[8\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[9\] " "No output dependent on input pin \"mux10_out_1\[9\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[10\] " "No output dependent on input pin \"mux10_out_1\[10\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[11\] " "No output dependent on input pin \"mux10_out_1\[11\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[12\] " "No output dependent on input pin \"mux10_out_1\[12\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[13\] " "No output dependent on input pin \"mux10_out_1\[13\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[14\] " "No output dependent on input pin \"mux10_out_1\[14\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux10_out_1\[15\] " "No output dependent on input pin \"mux10_out_1\[15\]\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|mux10_out_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266185439 "|pipe_reg4|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683266185439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683266185440 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683266185440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683266185440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683266185440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683266185457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 11:26:25 2023 " "Processing ended: Fri May 05 11:26:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683266185457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683266185457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683266185457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266185457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683266186775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683266186775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:26:26 2023 " "Processing started: Fri May 05 11:26:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683266186775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683266186775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipe_reg4 -c pipe_reg4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipe_reg4 -c pipe_reg4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683266186775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683266186868 ""}
{ "Info" "0" "" "Project  = pipe_reg4" {  } {  } 0 0 "Project  = pipe_reg4" 0 0 "Fitter" 0 0 1683266186869 ""}
{ "Info" "0" "" "Revision = pipe_reg4" {  } {  } 0 0 "Revision = pipe_reg4" 0 0 "Fitter" 0 0 1683266186869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683266186946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683266186947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipe_reg4 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"pipe_reg4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683266186954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683266186985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683266186985 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683266187126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683266187145 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683266187270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683266187283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683266187283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683266187283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683266187283 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683266187283 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683266187302 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683266187302 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683266187303 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683266187303 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683266187303 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683266187303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683266187308 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "156 156 " "No exact pin location assignment(s) for 156 pins of 156 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683266187540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "67 " "The Timing Analyzer is analyzing 67 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683266188277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipe_reg4.sdc " "Synopsys Design Constraints File file not found: 'pipe_reg4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683266188277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683266188278 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683266188280 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683266188280 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683266188282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipe_reg4_enable~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node pipe_reg4_enable~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683266188301 ""}  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683266188301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683266188302 ""}  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683266188302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683266188684 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683266188684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683266188684 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683266188685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683266188686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683266188687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683266188687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683266188687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683266188695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683266188695 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683266188695 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "154 unused 2.5V 84 70 0 " "Number of I/O pins in group: 154 (unused VREF, 2.5V VCCIO, 84 input, 70 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683266188700 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683266188700 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683266188700 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 5 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683266188701 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683266188701 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 5 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683266188702 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683266188702 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683266188702 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "154 2.5 V 91 " "Can't place 154 pins with 2.5 V I/O standard because Fitter has only 91 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1683266188703 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1683266188703 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683266188703 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683266188811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/output_files/pipe_reg4.fit.smsg " "Generated suppressed messages file D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/output_files/pipe_reg4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683266188927 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5225 " "Peak virtual memory: 5225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683266188964 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 11:26:28 2023 " "Processing ended: Fri May 05 11:26:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683266188964 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683266188964 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683266188964 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683266188964 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683266189606 ""}
