Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 9682FC1C06
	for <lists+qemu-devel@lfdr.de>; Mon, 30 Sep 2019 09:23:55 +0200 (CEST)
Received: from localhost ([::1]:46668 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iEq2E-0000n4-4Z
	for lists+qemu-devel@lfdr.de; Mon, 30 Sep 2019 03:23:54 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:42333)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <groug@kaod.org>) id 1iEq15-0000DW-9f
 for qemu-devel@nongnu.org; Mon, 30 Sep 2019 03:22:44 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <groug@kaod.org>) id 1iEq13-0005cJ-Hs
 for qemu-devel@nongnu.org; Mon, 30 Sep 2019 03:22:43 -0400
Received: from 7.mo3.mail-out.ovh.net ([46.105.57.200]:47156)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <groug@kaod.org>) id 1iEq13-0005aM-B4
 for qemu-devel@nongnu.org; Mon, 30 Sep 2019 03:22:41 -0400
Received: from player789.ha.ovh.net (unknown [10.108.35.110])
 by mo3.mail-out.ovh.net (Postfix) with ESMTP id 331A32296EE
 for <qemu-devel@nongnu.org>; Mon, 30 Sep 2019 09:22:30 +0200 (CEST)
Received: from kaod.org (lns-bzn-46-82-253-208-248.adsl.proxad.net
 [82.253.208.248]) (Authenticated sender: groug@kaod.org)
 by player789.ha.ovh.net (Postfix) with ESMTPSA id 624EEA51FE74;
 Mon, 30 Sep 2019 07:22:17 +0000 (UTC)
Date: Mon, 30 Sep 2019 09:22:16 +0200
From: Greg Kurz <groug@kaod.org>
To: David Gibson <david@gibson.dropbear.id.au>
Subject: Re: [PATCH v2 24/33] spapr, xics, xive: Move set_irq from SpaprIrq
 to SpaprInterruptController
Message-ID: <20190930092216.544312b9@bahia.w3ibm.bluemix.net>
In-Reply-To: <20190930024139.GE11105@umbus.fritz.box>
References: <20190927055028.11493-1-david@gibson.dropbear.id.au>
 <20190927055028.11493-25-david@gibson.dropbear.id.au>
 <20190927162712.049286e1@bahia.lan>
 <20190930024139.GE11105@umbus.fritz.box>
X-Mailer: Claws Mail 3.17.4 (GTK+ 2.24.32; x86_64-redhat-linux-gnu)
MIME-Version: 1.0
Content-Type: multipart/signed; boundary="Sig_/pQb74cdpAdhHzNMAw6dJecV";
 protocol="application/pgp-signature"; micalg=pgp-sha256
X-Ovh-Tracer-Id: 12481163417448061414
X-VR-SPAMSTATE: OK
X-VR-SPAMSCORE: -100
X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgedufedrgedugdduudelucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecuhedttdenucesvcftvggtihhpihgvnhhtshculddquddttddm
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 46.105.57.200
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Jason Wang <jasowang@redhat.com>, Riku Voipio <riku.voipio@iki.fi>,
 qemu-devel@nongnu.org, Laurent Vivier <laurent@vivier.eu>, qemu-ppc@nongnu.org,
 clg@kaod.org,
 =?UTF-8?B?TWFyYy1BbmRyw6k=?= Lureau <marcandre.lureau@redhat.com>,
 Paolo Bonzini <pbonzini@redhat.com>, philmd@redhat.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--Sig_/pQb74cdpAdhHzNMAw6dJecV
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: quoted-printable

On Mon, 30 Sep 2019 12:41:39 +1000
David Gibson <david@gibson.dropbear.id.au> wrote:

> On Fri, Sep 27, 2019 at 04:27:12PM +0200, Greg Kurz wrote:
> > On Fri, 27 Sep 2019 15:50:19 +1000
> > David Gibson <david@gibson.dropbear.id.au> wrote:
> >=20
> > > This method depends only on the active irq controller.  Now that we've
> > > formalized the notion of active controller we can dispatch directly t=
hrough
> > > that, rather than dispatching via SpaprIrq with the dual version havi=
ng
> > > to do a second conditional dispatch.
> > >=20
> > > Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
> > > ---
> > >  hw/intc/spapr_xive.c       | 12 +++++++++++
> > >  hw/intc/xics_spapr.c       |  9 +++++++++
> > >  hw/ppc/spapr_irq.c         | 41 ++++++++++--------------------------=
--
> > >  include/hw/ppc/spapr_irq.h |  4 +++-
> > >  4 files changed, 34 insertions(+), 32 deletions(-)
> > >=20
> > > diff --git a/hw/intc/spapr_xive.c b/hw/intc/spapr_xive.c
> > > index ff1a175b44..52d5e71793 100644
> > > --- a/hw/intc/spapr_xive.c
> > > +++ b/hw/intc/spapr_xive.c
> > > @@ -553,6 +553,17 @@ static int spapr_xive_cpu_intc_create(SpaprInter=
ruptController *intc,
> > >      return 0;
> > >  }
> > > =20
> > > +static void spapr_xive_set_irq(SpaprInterruptController *intc, int i=
rq, int val)
> > > +{
> > > +    SpaprXive *xive =3D SPAPR_XIVE(intc);
> > > +
> > > +    if (kvm_irqchip_in_kernel()) {
> > > +        kvmppc_xive_source_set_irq(&xive->source, irq, val);
> > > +    } else {
> > > +        xive_source_set_irq(&xive->source, irq, val);
> > > +    }
> > > +}
> > > +
> > >  static void spapr_xive_class_init(ObjectClass *klass, void *data)
> > >  {
> > >      DeviceClass *dc =3D DEVICE_CLASS(klass);
> > > @@ -574,6 +585,7 @@ static void spapr_xive_class_init(ObjectClass *kl=
ass, void *data)
> > >      sicc->cpu_intc_create =3D spapr_xive_cpu_intc_create;
> > >      sicc->claim_irq =3D spapr_xive_claim_irq;
> > >      sicc->free_irq =3D spapr_xive_free_irq;
> > > +    sicc->set_irq =3D spapr_xive_set_irq;
> > >  }
> > > =20
> > >  static const TypeInfo spapr_xive_info =3D {
> > > diff --git a/hw/intc/xics_spapr.c b/hw/intc/xics_spapr.c
> > > index 224fe1efcd..02372697f6 100644
> > > --- a/hw/intc/xics_spapr.c
> > > +++ b/hw/intc/xics_spapr.c
> > > @@ -373,6 +373,14 @@ static void xics_spapr_free_irq(SpaprInterruptCo=
ntroller *intc, int irq)
> > >      memset(&ics->irqs[srcno], 0, sizeof(ICSIRQState));
> > >  }
> > > =20
> > > +static void xics_spapr_set_irq(SpaprInterruptController *intc, int i=
rq, int val)
> > > +{
> > > +    ICSState *ics =3D ICS_SPAPR(intc);
> > > +    uint32_t srcno =3D irq - ics->offset;
> > > +
> > > +    ics_set_irq(ics, srcno, val);
> >=20
> > And we have:
> >=20
> > void ics_set_irq(void *opaque, int srcno, int val)
> > {
> >     ICSState *ics =3D (ICSState *)opaque;
> >=20
> >     if (kvm_irqchip_in_kernel()) {
> >         ics_kvm_set_irq(ics, srcno, val);
> >         return;
> >     }
> >=20
> >     if (ics->irqs[srcno].flags & XICS_FLAGS_IRQ_LSI) {
> >         ics_set_irq_lsi(ics, srcno, val);
> >     } else {
> >         ics_set_irq_msi(ics, srcno, val);
> >     }
> > }
> >=20
> > The kvm_irqchip_in_kernel() block would fit better in xics_spapr_set_ir=
q(),
> > like it is already the case for XIVE.
>=20
> Hmm.. I don't really see why you say that.
>=20

I mean this:

static void xics_spapr_set_irq(SpaprInterruptController *intc, int irq, int=
 val)
{
    IcsSpapr *icss =3D ICS_SPAPR(intc);
    ICSState *ics =3D &icss->parent;
    uint32_t srcno =3D irq - ics->offset;

    if (kvm_irqchip_in_kernel()) {
        ics_kvm_set_irq(ics, srcno, val);
    } else {
        ics_set_irq(ics, srcno, val);
    }
}

It is very similar to spapr_xive_set_irq() and looks nicer to me.

> > Maybe do it now while here ?
> >=20
> > Anyway,
> >=20
> > Reviewed-by: Greg Kurz <groug@kaod.org>
> >=20
> > > +}
> > > +
> > >  static void ics_spapr_class_init(ObjectClass *klass, void *data)
> > >  {
> > >      DeviceClass *dc =3D DEVICE_CLASS(klass);
> > > @@ -384,6 +392,7 @@ static void ics_spapr_class_init(ObjectClass *kla=
ss, void *data)
> > >      sicc->cpu_intc_create =3D xics_spapr_cpu_intc_create;
> > >      sicc->claim_irq =3D xics_spapr_claim_irq;
> > >      sicc->free_irq =3D xics_spapr_free_irq;
> > > +    sicc->set_irq =3D xics_spapr_set_irq;
> > >  }
> > > =20
> > >  static const TypeInfo ics_spapr_info =3D {
> > > diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> > > index dfa875b7cd..4922062908 100644
> > > --- a/hw/ppc/spapr_irq.c
> > > +++ b/hw/ppc/spapr_irq.c
> > > @@ -123,14 +123,6 @@ static int spapr_irq_post_load_xics(SpaprMachine=
State *spapr, int version_id)
> > >      return 0;
> > >  }
> > > =20
> > > -static void spapr_irq_set_irq_xics(void *opaque, int irq, int val)
> > > -{
> > > -    SpaprMachineState *spapr =3D opaque;
> > > -    uint32_t srcno =3D irq - spapr->ics->offset;
> > > -
> > > -    ics_set_irq(spapr->ics, srcno, val);
> > > -}
> > > -
> > >  static void spapr_irq_reset_xics(SpaprMachineState *spapr, Error **e=
rrp)
> > >  {
> > >      Error *local_err =3D NULL;
> > > @@ -159,7 +151,6 @@ SpaprIrq spapr_irq_xics =3D {
> > >      .dt_populate =3D spapr_dt_xics,
> > >      .post_load   =3D spapr_irq_post_load_xics,
> > >      .reset       =3D spapr_irq_reset_xics,
> > > -    .set_irq     =3D spapr_irq_set_irq_xics,
> > >      .init_kvm    =3D spapr_irq_init_kvm_xics,
> > >  };
> > > =20
> > > @@ -208,17 +199,6 @@ static void spapr_irq_reset_xive(SpaprMachineSta=
te *spapr, Error **errp)
> > >      spapr_xive_mmio_set_enabled(spapr->xive, true);
> > >  }
> > > =20
> > > -static void spapr_irq_set_irq_xive(void *opaque, int irq, int val)
> > > -{
> > > -    SpaprMachineState *spapr =3D opaque;
> > > -
> > > -    if (kvm_irqchip_in_kernel()) {
> > > -        kvmppc_xive_source_set_irq(&spapr->xive->source, irq, val);
> > > -    } else {
> > > -        xive_source_set_irq(&spapr->xive->source, irq, val);
> > > -    }
> > > -}
> > > -
> > >  static void spapr_irq_init_kvm_xive(SpaprMachineState *spapr, Error =
**errp)
> > >  {
> > >      if (kvm_enabled()) {
> > > @@ -236,7 +216,6 @@ SpaprIrq spapr_irq_xive =3D {
> > >      .dt_populate =3D spapr_dt_xive,
> > >      .post_load   =3D spapr_irq_post_load_xive,
> > >      .reset       =3D spapr_irq_reset_xive,
> > > -    .set_irq     =3D spapr_irq_set_irq_xive,
> > >      .init_kvm    =3D spapr_irq_init_kvm_xive,
> > >  };
> > > =20
> > > @@ -316,13 +295,6 @@ static void spapr_irq_reset_dual(SpaprMachineSta=
te *spapr, Error **errp)
> > >      spapr_irq_current(spapr)->reset(spapr, errp);
> > >  }
> > > =20
> > > -static void spapr_irq_set_irq_dual(void *opaque, int irq, int val)
> > > -{
> > > -    SpaprMachineState *spapr =3D opaque;
> > > -
> > > -    spapr_irq_current(spapr)->set_irq(spapr, irq, val);
> > > -}
> > > -
> > >  /*
> > >   * Define values in sync with the XIVE and XICS backend
> > >   */
> > > @@ -336,7 +308,6 @@ SpaprIrq spapr_irq_dual =3D {
> > >      .dt_populate =3D spapr_irq_dt_populate_dual,
> > >      .post_load   =3D spapr_irq_post_load_dual,
> > >      .reset       =3D spapr_irq_reset_dual,
> > > -    .set_irq     =3D spapr_irq_set_irq_dual,
> > >      .init_kvm    =3D NULL, /* should not be used */
> > >  };
> > > =20
> > > @@ -422,6 +393,15 @@ int spapr_irq_cpu_intc_create(SpaprMachineState =
*spapr,
> > >      return 0;
> > >  }
> > > =20
> > > +static void spapr_set_irq(void *opaque, int irq, int level)
> > > +{
> > > +    SpaprMachineState *spapr =3D SPAPR_MACHINE(opaque);
> > > +    SpaprInterruptControllerClass *sicc
> > > +        =3D SPAPR_INTC_GET_CLASS(spapr->active_intc);
> > > +
> > > +    sicc->set_irq(spapr->active_intc, irq, level);
> > > +}
> > > +
> > >  void spapr_irq_init(SpaprMachineState *spapr, Error **errp)
> > >  {
> > >      MachineState *machine =3D MACHINE(spapr);
> > > @@ -510,7 +490,7 @@ void spapr_irq_init(SpaprMachineState *spapr, Err=
or **errp)
> > >          spapr_xive_hcall_init(spapr);
> > >      }
> > > =20
> > > -    spapr->qirqs =3D qemu_allocate_irqs(spapr->irq->set_irq, spapr,
> > > +    spapr->qirqs =3D qemu_allocate_irqs(spapr_set_irq, spapr,
> > >                                        spapr->irq->nr_xirqs + SPAPR_X=
IRQ_BASE);
> > > =20
> > >  out:
> > > @@ -744,7 +724,6 @@ SpaprIrq spapr_irq_xics_legacy =3D {
> > >      .dt_populate =3D spapr_dt_xics,
> > >      .post_load   =3D spapr_irq_post_load_xics,
> > >      .reset       =3D spapr_irq_reset_xics,
> > > -    .set_irq     =3D spapr_irq_set_irq_xics,
> > >      .init_kvm    =3D spapr_irq_init_kvm_xics,
> > >  };
> > > =20
> > > diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> > > index 3102d152b2..8286a9aa63 100644
> > > --- a/include/hw/ppc/spapr_irq.h
> > > +++ b/include/hw/ppc/spapr_irq.h
> > > @@ -56,6 +56,9 @@ typedef struct SpaprInterruptControllerClass {
> > >      int (*claim_irq)(SpaprInterruptController *intc, int irq, bool l=
si,
> > >                       Error **errp);
> > >      void (*free_irq)(SpaprInterruptController *intc, int irq);
> > > +
> > > +    /* These methods should only be called on the active intc */
> > > +    void (*set_irq)(SpaprInterruptController *intc, int irq, int val=
);
> > >  } SpaprInterruptControllerClass;
> > > =20
> > >  void spapr_irq_update_active_intc(SpaprMachineState *spapr);
> > > @@ -83,7 +86,6 @@ typedef struct SpaprIrq {
> > >                          void *fdt, uint32_t phandle);
> > >      int (*post_load)(SpaprMachineState *spapr, int version_id);
> > >      void (*reset)(SpaprMachineState *spapr, Error **errp);
> > > -    void (*set_irq)(void *opaque, int srcno, int val);
> > >      void (*init_kvm)(SpaprMachineState *spapr, Error **errp);
> > >  } SpaprIrq;
> > > =20
> >=20
>=20


--Sig_/pQb74cdpAdhHzNMAw6dJecV
Content-Type: application/pgp-signature
Content-Description: OpenPGP digital signature

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEtIKLr5QxQM7yo0kQcdTV5YIvc9YFAl2RrSgACgkQcdTV5YIv
c9YhCw/+P+3p6QrakWFhBi5Vx+0MwkxB+PvzqulLfTEE9mXpxu5IGTmadqMlZLj5
Z1rwbPG7LGLCCRANZDZnom7GCplBiG9R6I2WfQZFSUtdcLDuBXKWFn4godwjGQnY
0fPNKLYuFKljTmRXnhCkp/64FVKB6arp5k0ALvcTwDQQB+TgMZnjL59iDPVqoWpZ
4VsV5AfRCTAIaSvx6nTduGxaAsLST9bIMHYOh8xrjZVSbeSxwIBVXOOZ3Fkyft19
ZQ8EkGY/4J9ijF21RaS32Ty/yXHJC0DTvFBHViyIvQZ9wmAbA+lSgQK+Ta5Btjo9
yd8mS3toGUF8zj7npA8NbO9z1/29xIKRjLuAQq2g2LRSwMqvWN5ulH3SI4Ana5Ot
iWQT4N8nhmo7hKsSoJUH7ag5UKLybjfHEmLHfVCjS6BqBV9FAQHEKf/XFa+g5KW7
CeGP4CbVoGGPuzqQaDijnZ8dNLqtjuUZ1d1RFfLpSYUpnFkWV7NUR2panZjb3DtN
Jvkv+JGMJORwVtqXpn8rS3/cnNJpFwlJZRTjA6MPDJ5wqdPe1IJZP9xn+fTJR3Us
/TEzkHvkJxGgJ/EX4s6oA7lsJa/slcjn+pmsx71XT74y+YX8GoUQattehhe6kdKe
MNdAWdNC0DmGyi2iVWa/nxLDdFg45TqxptlWpR7bJqKBnMK1OpI=
=fOdB
-----END PGP SIGNATURE-----

--Sig_/pQb74cdpAdhHzNMAw6dJecV--

