$date
	Mon Nov 11 22:29:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rom_tb $end
$var wire 16 ! rdData [15:0] $end
$var parameter 33 " Dbin $end
$var parameter 32 # Depth $end
$var parameter 32 $ Width $end
$var reg 1 % clk $end
$var reg 10 & rdAddr [9:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 10 ' rdAddr [9:0] $end
$var parameter 32 ( Depth $end
$var parameter 32 ) Width $end
$var reg 16 * rdData [15:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 )
b10000000000 (
b10000 $
b10000000000 #
b1001 "
$end
#0
$dumpvars
bx +
bx *
b0 '
b0 &
0%
bx !
$end
#5000
b0 !
b0 *
1%
#10000
0%
#15000
1%
#20000
0%
b0 +
#25000
1%
#30000
0%
b1 &
b1 '
b1 +
#35000
b1 !
b1 *
1%
#40000
0%
b10 &
b10 '
b10 +
#45000
b10 !
b10 *
1%
#50000
0%
b11 &
b11 '
b11 +
#55000
b11 !
b11 *
1%
#60000
0%
b100 &
b100 '
b100 +
#65000
b100 !
b100 *
1%
#70000
0%
b101 &
b101 '
b101 +
#75000
b101 !
b101 *
1%
#80000
0%
b110 &
b110 '
b110 +
#85000
b110 !
b110 *
1%
#90000
0%
b111 &
b111 '
b111 +
#95000
b111 !
b111 *
1%
#100000
0%
b1000 &
b1000 '
b1000 +
#105000
b1000 !
b1000 *
1%
#110000
0%
b1001 &
b1001 '
b1001 +
#115000
b1001 !
b1001 *
1%
#120000
0%
b1010 +
