#[doc = "Register `SWRST_CTL1` reader"]
pub type R = crate::R<SwrstCtl1Spec>;
#[doc = "Register `SWRST_CTL1` writer"]
pub type W = crate::W<SwrstCtl1Spec>;
#[doc = "Field `GPIO0_RST` reader - GPIO Port 0 Reset"]
pub type Gpio0RstR = crate::BitReader;
#[doc = "Field `GPIO0_RST` writer - GPIO Port 0 Reset"]
pub type Gpio0RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO1_RST` reader - GPIO Port 1 Reset"]
pub type Gpio1RstR = crate::BitReader;
#[doc = "Field `GPIO1_RST` writer - GPIO Port 1 Reset"]
pub type Gpio1RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO2_RST` reader - GPIO Port 2 Reset"]
pub type Gpio2RstR = crate::BitReader;
#[doc = "Field `GPIO2_RST` writer - GPIO Port 2 Reset"]
pub type Gpio2RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO3_RST` reader - GPIO Port 3 Reset"]
pub type Gpio3RstR = crate::BitReader;
#[doc = "Field `GPIO3_RST` writer - GPIO Port 3 Reset"]
pub type Gpio3RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO4_RST` reader - GPIO Port 4 Reset"]
pub type Gpio4RstR = crate::BitReader;
#[doc = "Field `GPIO4_RST` writer - GPIO Port 4 Reset"]
pub type Gpio4RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO5_RST` reader - GPIO Port 5 Reset"]
pub type Gpio5RstR = crate::BitReader;
#[doc = "Field `GPIO5_RST` writer - GPIO Port 5 Reset"]
pub type Gpio5RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO6_RST` reader - GPIO Port 6 Reset"]
pub type Gpio6RstR = crate::BitReader;
#[doc = "Field `GPIO6_RST` writer - GPIO Port 6 Reset"]
pub type Gpio6RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO7_RST` reader - GPIO Port 7 Reset"]
pub type Gpio7RstR = crate::BitReader;
#[doc = "Field `GPIO7_RST` writer - GPIO Port 7 Reset"]
pub type Gpio7RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO8_RST` reader - GPIO Port 8 Reset"]
pub type Gpio8RstR = crate::BitReader;
#[doc = "Field `GPIO8_RST` writer - GPIO Port 8 Reset"]
pub type Gpio8RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO9_RST` reader - GPIO Port 9 Reset"]
pub type Gpio9RstR = crate::BitReader;
#[doc = "Field `GPIO9_RST` writer - GPIO Port 9 Reset"]
pub type Gpio9RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOA_RST` reader - GPIO Port A Reset"]
pub type GpioaRstR = crate::BitReader;
#[doc = "Field `GPIOA_RST` writer - GPIO Port A Reset"]
pub type GpioaRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOB_RST` reader - GPIO Port B Reset"]
pub type GpiobRstR = crate::BitReader;
#[doc = "Field `GPIOB_RST` writer - GPIO Port B Reset"]
pub type GpiobRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOC_RST` reader - GPIO Port C Reset"]
pub type GpiocRstR = crate::BitReader;
#[doc = "Field `GPIOC_RST` writer - GPIO Port C Reset"]
pub type GpiocRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOD_RST` reader - GPIO Port D Reset"]
pub type GpiodRstR = crate::BitReader;
#[doc = "Field `GPIOD_RST` writer - GPIO Port D Reset"]
pub type GpiodRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOE_RST` reader - GPIO Port E Reset"]
pub type GpioeRstR = crate::BitReader;
#[doc = "Field `GPIOE_RST` writer - GPIO Port E Reset"]
pub type GpioeRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOF_RST` reader - GPIO Port F Reset"]
pub type GpiofRstR = crate::BitReader;
#[doc = "Field `GPIOF_RST` writer - GPIO Port F Reset"]
pub type GpiofRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM64_RST` reader - ITIM64 Reset"]
pub type Itim64RstR = crate::BitReader;
#[doc = "Field `ITIM64_RST` writer - ITIM64 Reset"]
pub type Itim64RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_1_RST` reader - ITIM32-1 Reset"]
pub type Itim32_1RstR = crate::BitReader;
#[doc = "Field `ITIM32_1_RST` writer - ITIM32-1 Reset"]
pub type Itim32_1RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_2_RST` reader - ITIM32-2 Reset"]
pub type Itim32_2RstR = crate::BitReader;
#[doc = "Field `ITIM32_2_RST` writer - ITIM32-2 Reset"]
pub type Itim32_2RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_3_RST` reader - ITIM32-3 Reset"]
pub type Itim32_3RstR = crate::BitReader;
#[doc = "Field `ITIM32_3_RST` writer - ITIM32-3 Reset"]
pub type Itim32_3RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_4_RST` reader - ITIM32-4 Reset"]
pub type Itim32_4RstR = crate::BitReader;
#[doc = "Field `ITIM32_4_RST` writer - ITIM32-4 Reset"]
pub type Itim32_4RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_5_RST` reader - ITIM32-5 Reset"]
pub type Itim32_5RstR = crate::BitReader;
#[doc = "Field `ITIM32_5_RST` writer - ITIM32-5 Reset"]
pub type Itim32_5RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_6_RST` reader - ITIM32-6 Reset"]
pub type Itim32_6RstR = crate::BitReader;
#[doc = "Field `ITIM32_6_RST` writer - ITIM32-6 Reset"]
pub type Itim32_6RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU3_RST` reader - MIWU2 Reset"]
pub type Miwu3RstR = crate::BitReader;
#[doc = "Field `MIWU3_RST` writer - MIWU2 Reset"]
pub type Miwu3RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MTC_RST` reader - MTC Reset"]
pub type MtcRstR = crate::BitReader;
#[doc = "Field `MTC_RST` writer - MTC Reset"]
pub type MtcRstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU0_RST` reader - MIWU0 Reset"]
pub type Miwu0RstR = crate::BitReader;
#[doc = "Field `MIWU0_RST` writer - MIWU0 Reset"]
pub type Miwu0RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU1_RST` reader - MIWU1 Reset"]
pub type Miwu1RstR = crate::BitReader;
#[doc = "Field `MIWU1_RST` writer - MIWU1 Reset"]
pub type Miwu1RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU2_RST` reader - MIWU2 Reset"]
pub type Miwu2RstR = crate::BitReader;
#[doc = "Field `MIWU2_RST` writer - MIWU2 Reset"]
pub type Miwu2RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GDMA1_RST` reader - GDMA1 Reset"]
pub type Gdma1RstR = crate::BitReader;
#[doc = "Field `GDMA1_RST` writer - GDMA1 Reset"]
pub type Gdma1RstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GDMA2_RST` reader - GDMA2 Reset"]
pub type Gdma2RstR = crate::BitReader;
#[doc = "Field `GDMA2_RST` writer - GDMA2 Reset"]
pub type Gdma2RstW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - GPIO Port 0 Reset"]
    #[inline(always)]
    pub fn gpio0_rst(&self) -> Gpio0RstR {
        Gpio0RstR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - GPIO Port 1 Reset"]
    #[inline(always)]
    pub fn gpio1_rst(&self) -> Gpio1RstR {
        Gpio1RstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - GPIO Port 2 Reset"]
    #[inline(always)]
    pub fn gpio2_rst(&self) -> Gpio2RstR {
        Gpio2RstR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - GPIO Port 3 Reset"]
    #[inline(always)]
    pub fn gpio3_rst(&self) -> Gpio3RstR {
        Gpio3RstR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - GPIO Port 4 Reset"]
    #[inline(always)]
    pub fn gpio4_rst(&self) -> Gpio4RstR {
        Gpio4RstR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - GPIO Port 5 Reset"]
    #[inline(always)]
    pub fn gpio5_rst(&self) -> Gpio5RstR {
        Gpio5RstR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - GPIO Port 6 Reset"]
    #[inline(always)]
    pub fn gpio6_rst(&self) -> Gpio6RstR {
        Gpio6RstR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - GPIO Port 7 Reset"]
    #[inline(always)]
    pub fn gpio7_rst(&self) -> Gpio7RstR {
        Gpio7RstR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - GPIO Port 8 Reset"]
    #[inline(always)]
    pub fn gpio8_rst(&self) -> Gpio8RstR {
        Gpio8RstR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - GPIO Port 9 Reset"]
    #[inline(always)]
    pub fn gpio9_rst(&self) -> Gpio9RstR {
        Gpio9RstR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - GPIO Port A Reset"]
    #[inline(always)]
    pub fn gpioa_rst(&self) -> GpioaRstR {
        GpioaRstR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - GPIO Port B Reset"]
    #[inline(always)]
    pub fn gpiob_rst(&self) -> GpiobRstR {
        GpiobRstR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - GPIO Port C Reset"]
    #[inline(always)]
    pub fn gpioc_rst(&self) -> GpiocRstR {
        GpiocRstR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - GPIO Port D Reset"]
    #[inline(always)]
    pub fn gpiod_rst(&self) -> GpiodRstR {
        GpiodRstR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - GPIO Port E Reset"]
    #[inline(always)]
    pub fn gpioe_rst(&self) -> GpioeRstR {
        GpioeRstR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - GPIO Port F Reset"]
    #[inline(always)]
    pub fn gpiof_rst(&self) -> GpiofRstR {
        GpiofRstR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ITIM64 Reset"]
    #[inline(always)]
    pub fn itim64_rst(&self) -> Itim64RstR {
        Itim64RstR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 18 - ITIM32-1 Reset"]
    #[inline(always)]
    pub fn itim32_1_rst(&self) -> Itim32_1RstR {
        Itim32_1RstR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ITIM32-2 Reset"]
    #[inline(always)]
    pub fn itim32_2_rst(&self) -> Itim32_2RstR {
        Itim32_2RstR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ITIM32-3 Reset"]
    #[inline(always)]
    pub fn itim32_3_rst(&self) -> Itim32_3RstR {
        Itim32_3RstR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - ITIM32-4 Reset"]
    #[inline(always)]
    pub fn itim32_4_rst(&self) -> Itim32_4RstR {
        Itim32_4RstR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - ITIM32-5 Reset"]
    #[inline(always)]
    pub fn itim32_5_rst(&self) -> Itim32_5RstR {
        Itim32_5RstR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - ITIM32-6 Reset"]
    #[inline(always)]
    pub fn itim32_6_rst(&self) -> Itim32_6RstR {
        Itim32_6RstR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - MIWU2 Reset"]
    #[inline(always)]
    pub fn miwu3_rst(&self) -> Miwu3RstR {
        Miwu3RstR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - MTC Reset"]
    #[inline(always)]
    pub fn mtc_rst(&self) -> MtcRstR {
        MtcRstR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - MIWU0 Reset"]
    #[inline(always)]
    pub fn miwu0_rst(&self) -> Miwu0RstR {
        Miwu0RstR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - MIWU1 Reset"]
    #[inline(always)]
    pub fn miwu1_rst(&self) -> Miwu1RstR {
        Miwu1RstR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - MIWU2 Reset"]
    #[inline(always)]
    pub fn miwu2_rst(&self) -> Miwu2RstR {
        Miwu2RstR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - GDMA1 Reset"]
    #[inline(always)]
    pub fn gdma1_rst(&self) -> Gdma1RstR {
        Gdma1RstR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - GDMA2 Reset"]
    #[inline(always)]
    pub fn gdma2_rst(&self) -> Gdma2RstR {
        Gdma2RstR::new(((self.bits >> 30) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SWRST_CTL1")
            .field("gpio0_rst", &self.gpio0_rst())
            .field("gpio1_rst", &self.gpio1_rst())
            .field("gpio2_rst", &self.gpio2_rst())
            .field("gpio3_rst", &self.gpio3_rst())
            .field("gpio4_rst", &self.gpio4_rst())
            .field("gpio5_rst", &self.gpio5_rst())
            .field("gpio6_rst", &self.gpio6_rst())
            .field("gpio7_rst", &self.gpio7_rst())
            .field("gpio8_rst", &self.gpio8_rst())
            .field("gpio9_rst", &self.gpio9_rst())
            .field("gpioa_rst", &self.gpioa_rst())
            .field("gpiob_rst", &self.gpiob_rst())
            .field("gpioc_rst", &self.gpioc_rst())
            .field("gpiod_rst", &self.gpiod_rst())
            .field("gpioe_rst", &self.gpioe_rst())
            .field("gpiof_rst", &self.gpiof_rst())
            .field("itim64_rst", &self.itim64_rst())
            .field("itim32_1_rst", &self.itim32_1_rst())
            .field("itim32_2_rst", &self.itim32_2_rst())
            .field("itim32_3_rst", &self.itim32_3_rst())
            .field("itim32_4_rst", &self.itim32_4_rst())
            .field("itim32_5_rst", &self.itim32_5_rst())
            .field("itim32_6_rst", &self.itim32_6_rst())
            .field("miwu3_rst", &self.miwu3_rst())
            .field("mtc_rst", &self.mtc_rst())
            .field("miwu0_rst", &self.miwu0_rst())
            .field("miwu1_rst", &self.miwu1_rst())
            .field("miwu2_rst", &self.miwu2_rst())
            .field("gdma1_rst", &self.gdma1_rst())
            .field("gdma2_rst", &self.gdma2_rst())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - GPIO Port 0 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio0_rst(&mut self) -> Gpio0RstW<SwrstCtl1Spec> {
        Gpio0RstW::new(self, 0)
    }
    #[doc = "Bit 1 - GPIO Port 1 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio1_rst(&mut self) -> Gpio1RstW<SwrstCtl1Spec> {
        Gpio1RstW::new(self, 1)
    }
    #[doc = "Bit 2 - GPIO Port 2 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio2_rst(&mut self) -> Gpio2RstW<SwrstCtl1Spec> {
        Gpio2RstW::new(self, 2)
    }
    #[doc = "Bit 3 - GPIO Port 3 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio3_rst(&mut self) -> Gpio3RstW<SwrstCtl1Spec> {
        Gpio3RstW::new(self, 3)
    }
    #[doc = "Bit 4 - GPIO Port 4 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio4_rst(&mut self) -> Gpio4RstW<SwrstCtl1Spec> {
        Gpio4RstW::new(self, 4)
    }
    #[doc = "Bit 5 - GPIO Port 5 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio5_rst(&mut self) -> Gpio5RstW<SwrstCtl1Spec> {
        Gpio5RstW::new(self, 5)
    }
    #[doc = "Bit 6 - GPIO Port 6 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio6_rst(&mut self) -> Gpio6RstW<SwrstCtl1Spec> {
        Gpio6RstW::new(self, 6)
    }
    #[doc = "Bit 7 - GPIO Port 7 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio7_rst(&mut self) -> Gpio7RstW<SwrstCtl1Spec> {
        Gpio7RstW::new(self, 7)
    }
    #[doc = "Bit 8 - GPIO Port 8 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio8_rst(&mut self) -> Gpio8RstW<SwrstCtl1Spec> {
        Gpio8RstW::new(self, 8)
    }
    #[doc = "Bit 9 - GPIO Port 9 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpio9_rst(&mut self) -> Gpio9RstW<SwrstCtl1Spec> {
        Gpio9RstW::new(self, 9)
    }
    #[doc = "Bit 10 - GPIO Port A Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpioa_rst(&mut self) -> GpioaRstW<SwrstCtl1Spec> {
        GpioaRstW::new(self, 10)
    }
    #[doc = "Bit 11 - GPIO Port B Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpiob_rst(&mut self) -> GpiobRstW<SwrstCtl1Spec> {
        GpiobRstW::new(self, 11)
    }
    #[doc = "Bit 12 - GPIO Port C Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpioc_rst(&mut self) -> GpiocRstW<SwrstCtl1Spec> {
        GpiocRstW::new(self, 12)
    }
    #[doc = "Bit 13 - GPIO Port D Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpiod_rst(&mut self) -> GpiodRstW<SwrstCtl1Spec> {
        GpiodRstW::new(self, 13)
    }
    #[doc = "Bit 14 - GPIO Port E Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpioe_rst(&mut self) -> GpioeRstW<SwrstCtl1Spec> {
        GpioeRstW::new(self, 14)
    }
    #[doc = "Bit 15 - GPIO Port F Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gpiof_rst(&mut self) -> GpiofRstW<SwrstCtl1Spec> {
        GpiofRstW::new(self, 15)
    }
    #[doc = "Bit 16 - ITIM64 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim64_rst(&mut self) -> Itim64RstW<SwrstCtl1Spec> {
        Itim64RstW::new(self, 16)
    }
    #[doc = "Bit 18 - ITIM32-1 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_1_rst(&mut self) -> Itim32_1RstW<SwrstCtl1Spec> {
        Itim32_1RstW::new(self, 18)
    }
    #[doc = "Bit 19 - ITIM32-2 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_2_rst(&mut self) -> Itim32_2RstW<SwrstCtl1Spec> {
        Itim32_2RstW::new(self, 19)
    }
    #[doc = "Bit 20 - ITIM32-3 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_3_rst(&mut self) -> Itim32_3RstW<SwrstCtl1Spec> {
        Itim32_3RstW::new(self, 20)
    }
    #[doc = "Bit 21 - ITIM32-4 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_4_rst(&mut self) -> Itim32_4RstW<SwrstCtl1Spec> {
        Itim32_4RstW::new(self, 21)
    }
    #[doc = "Bit 22 - ITIM32-5 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_5_rst(&mut self) -> Itim32_5RstW<SwrstCtl1Spec> {
        Itim32_5RstW::new(self, 22)
    }
    #[doc = "Bit 23 - ITIM32-6 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn itim32_6_rst(&mut self) -> Itim32_6RstW<SwrstCtl1Spec> {
        Itim32_6RstW::new(self, 23)
    }
    #[doc = "Bit 24 - MIWU2 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn miwu3_rst(&mut self) -> Miwu3RstW<SwrstCtl1Spec> {
        Miwu3RstW::new(self, 24)
    }
    #[doc = "Bit 25 - MTC Reset"]
    #[inline(always)]
    #[must_use]
    pub fn mtc_rst(&mut self) -> MtcRstW<SwrstCtl1Spec> {
        MtcRstW::new(self, 25)
    }
    #[doc = "Bit 26 - MIWU0 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn miwu0_rst(&mut self) -> Miwu0RstW<SwrstCtl1Spec> {
        Miwu0RstW::new(self, 26)
    }
    #[doc = "Bit 27 - MIWU1 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn miwu1_rst(&mut self) -> Miwu1RstW<SwrstCtl1Spec> {
        Miwu1RstW::new(self, 27)
    }
    #[doc = "Bit 28 - MIWU2 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn miwu2_rst(&mut self) -> Miwu2RstW<SwrstCtl1Spec> {
        Miwu2RstW::new(self, 28)
    }
    #[doc = "Bit 29 - GDMA1 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gdma1_rst(&mut self) -> Gdma1RstW<SwrstCtl1Spec> {
        Gdma1RstW::new(self, 29)
    }
    #[doc = "Bit 30 - GDMA2 Reset"]
    #[inline(always)]
    #[must_use]
    pub fn gdma2_rst(&mut self) -> Gdma2RstW<SwrstCtl1Spec> {
        Gdma2RstW::new(self, 30)
    }
}
#[doc = "Software Reset Control 1 Register (SWRST_CTL1)\n\nYou can [`read`](crate::Reg::read) this register and get [`swrst_ctl1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`swrst_ctl1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SwrstCtl1Spec;
impl crate::RegisterSpec for SwrstCtl1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`swrst_ctl1::R`](R) reader structure"]
impl crate::Readable for SwrstCtl1Spec {}
#[doc = "`write(|w| ..)` method takes [`swrst_ctl1::W`](W) writer structure"]
impl crate::Writable for SwrstCtl1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SWRST_CTL1 to value 0"]
impl crate::Resettable for SwrstCtl1Spec {
    const RESET_VALUE: u32 = 0;
}
