// Seed: 3723927265
`default_nettype id_2 `celldefine `timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  type_0 id_3 (
      .id_0((1)),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(id_0),
      .id_8(1'h0),
      .id_9()
  );
  assign id_0 = 1;
  logic id_4;
endmodule
