source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:24:31 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(32): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ex_ALU.vhd(32): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:24:32 on Mar 23,2018, Elapsed time: 0:00:01
# Errors: 15, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:23 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(32): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ex_ALU.vhd(32): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:26:23 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 15, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:51 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(32): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ex_ALU.vhd(32): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:26:51 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:27:29 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(32): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ex_ALU.vhd(32): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:27:29 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 13, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:03 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:28:03 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 11, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:04 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:29:04 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:25 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:29:25 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 10, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:59 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1395) Type conversion (to SIGNED) cannot have aggregate operand.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:29:59 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:30:10 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): Ambiguous type in infix expression; ieee.NUMERIC_STD.UNRESOLVED_SIGNED or ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:30:10 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:30:28 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1395) Type conversion (to UNSIGNED) cannot have named association operand.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:30:29 on Mar 23,2018, Elapsed time: 0:00:01
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
# could not find interpreter "ScintillaTk"
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:30:43 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1395) Type conversion (to UNSIGNED) cannot have aggregate operand.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:30:43 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:25 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
# ** Error: ex_ALU.vhd(41): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:31:25 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 10, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:47 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (numeric to array).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:31:48 on Mar 23,2018, Elapsed time: 0:00:01
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:00 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:32:00 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:11 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: ex_ALU.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:32:11 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:23 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:33:24 on Mar 23,2018, Elapsed time: 0:00:01
# Errors: 9, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:48 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(41): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:33:48 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:39 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(47): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ex_ALU.vhd(60): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:34:39 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:12 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:35:12 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
# Compile of ex_ALU_tb.vhd failed with 1 errors.
# Compile of ex_ALU.vhd failed with 7 errors.
# 2 compiles, 2 failed with 8 errors.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:21 on Mar 23,2018
# vcom -reportprogress 300 -work work -2002 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array element type difference).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:36:21 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:38:17 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:38:17 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:39:45 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): near ")": (vcom-1576) expecting ';'.
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:39:45 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:39:56 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(62): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Error: ex_ALU.vhd(63): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BIT_VECTOR' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (array elements not closely related).
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:39:56 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:40:20 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(63): (vcom-1581) No feasible entries for infix operator 'sra'.
# ** Error: ex_ALU.vhd(63): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:40:20 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:44:14 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(62): near ";": (vcom-1576) expecting ')'.
# ** Error: ex_ALU.vhd(63): near ";": (vcom-1576) expecting ')'.
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:44:14 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:44:35 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(61): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1204)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1222)
# ** Error: ex_ALU.vhd(62): (vcom-1600) No feasible entries for subprogram "SHIFT_RIGHT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1213)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1231)
# ** Error: ex_ALU.vhd(63): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1204)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1222)
# ** Warning: ex_ALU.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(90): VHDL Compiler exiting
# End time: 17:44:35 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:45:52 on Mar 23,2018
# vcom -reportprogress 300 -work work -2008 -explicit ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_BIT
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(32): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(32): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(32): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(32): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(33): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(33): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(33): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(33): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(34): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(34): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(35): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(35): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(35): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(35): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(37): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(37): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(37): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(37): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(38): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(38): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(38): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(38): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(41): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(41): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU.vhd(47): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(47): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU.vhd(61): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(62): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(62): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(63): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(63): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(64): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(64): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(91): VHDL Compiler exiting
# End time: 17:45:52 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 39, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:46:22 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_BIT
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(32): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(32): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(32): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(32): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(33): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(33): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(33): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(33): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(34): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(34): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(35): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(35): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(35): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(35): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(37): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(37): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(37): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(37): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(38): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(38): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(38): Cannot resolve expression type of infix expression.
# ** Error: ex_ALU.vhd(38): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(41): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(41): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(41): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU.vhd(47): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(47): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(47): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU.vhd(61): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(61): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ex_ALU.vhd(62): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(62): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(63): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(63): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(64): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(64): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_BIT.SIGNED (type declaration)
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
# ** Error: ex_ALU.vhd(91): VHDL Compiler exiting
# End time: 17:46:22 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 39, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:46:30 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(62): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1204)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1222)
# ** Error: ex_ALU.vhd(63): (vcom-1600) No feasible entries for subprogram "SHIFT_RIGHT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1213)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1231)
# ** Error: ex_ALU.vhd(64): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1204)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1222)
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(91): VHDL Compiler exiting
# End time: 17:46:30 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:47:59 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Error: ex_ALU.vhd(63): (vcom-1600) No feasible entries for subprogram "SHIFT_RIGHT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1213)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1231)
# ** Error: ex_ALU.vhd(64): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1204)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1222)
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Error: ex_ALU.vhd(91): VHDL Compiler exiting
# End time: 17:47:59 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:48:32 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:48:32 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:48:32 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# ** Error: ex_ALU_tb.vhd(37): near "begin": (vcom-1576) expecting ';'.
# End time: 17:48:32 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:48:58 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:48:58 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:48:58 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# ** Error: ex_ALU_tb.vhd(66): (vcom-1136) Unknown identifier "output".
# ** Error: ex_ALU_tb.vhd(66): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU_tb.vhd(77): (vcom-1136) Unknown identifier "output".
# ** Error: ex_ALU_tb.vhd(77): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ex_ALU_tb.vhd(87): VHDL Compiler exiting
# End time: 17:48:58 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:47 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:49:47 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:47 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# End time: 17:49:47 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ex_ALU_tb 
# Start time: 17:49:48 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex_alu_tb(behavior)
# ** Warning: (vsim-3473) Component instance "alu_instance : alu" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ex_alu_tb File: ex_ALU_tb.vhd
# ** Error: reset successfull
#    Time: 1 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 5 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 7 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 9 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
add wave -position end  sim:/ex_alu_tb/a
add wave -position end  sim:/ex_alu_tb/b
add wave -position end  sim:/ex_alu_tb/signExtendImmediate
add wave -position end  sim:/ex_alu_tb/sel
add wave -position end  sim:/ex_alu_tb/zero
add wave -position end  sim:/ex_alu_tb/result
run
# ** Error: reset successfull
#    Time: 11 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 13 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 15 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 17 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 19 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 21 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 23 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 25 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 27 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 29 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:38 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:51:38 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:38 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# End time: 17:51:38 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ex_ALU_tb 
# Start time: 17:51:40 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex_alu_tb(behavior)
# ** Warning: (vsim-3473) Component instance "alu_instance : alu" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ex_alu_tb File: ex_ALU_tb.vhd
# ** Error: reset successfull
#    Time: 1 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 5 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 7 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 9 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
run
# ** Error: reset successfull
#    Time: 11 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 12 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 13 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 14 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 15 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 16 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 17 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 18 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 19 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 20 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 21 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 22 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 23 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 24 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 25 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 26 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 27 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 28 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 29 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 30 ns  Iteration: 0  Instance: /ex_alu_tb
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:52:29 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:52:29 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:52:29 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# ** Error (suppressible): ex_ALU_tb.vhd(73): (vcom-1272) Length of expected is 5; length of actual is 6.
# ** Error: ex_ALU_tb.vhd(87): VHDL Compiler exiting
# End time: 17:52:29 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:52:40 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:52:40 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:52:41 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# ** Error (suppressible): ex_ALU_tb.vhd(73): (vcom-1272) Length of expected is 5; length of actual is 6.
# ** Error: ex_ALU_tb.vhd(87): VHDL Compiler exiting
# End time: 17:52:41 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:53:00 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:53:00 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:53:00 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# End time: 17:53:01 on Mar 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim ex_ALU_tb 
# Start time: 17:53:03 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex_alu_tb(behavior)
# ** Warning: (vsim-3473) Component instance "alu_instance : alu" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ex_alu_tb File: ex_ALU_tb.vhd
# ** Error: reset successfull
#    Time: 1 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 5 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 7 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 9 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:19 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:56:19 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:19 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# End time: 17:56:19 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ex_ALU_tb 
# Start time: 17:56:21 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex_alu_tb(behavior)
# ** Warning: (vsim-3473) Component instance "alu_instance : alu" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ex_alu_tb File: ex_ALU_tb.vhd
# ** Error: reset successfull
#    Time: 1 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 4 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 5 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 6 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 7 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 8 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: reset successfull
#    Time: 9 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 10 ns  Iteration: 0  Instance: /ex_alu_tb
source test.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:42 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(35): (vcom-1272) Length of expected is 32; length of actual is 64.
# End time: 17:56:42 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:42 on Mar 23,2018
# vcom -reportprogress 300 ex_ALU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_alu_tb
# -- Compiling architecture behavior of ex_alu_tb
# End time: 17:56:42 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ex_ALU_tb 
# Start time: 17:56:44 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex_alu_tb(behavior)
# ** Warning: (vsim-3473) Component instance "alu_instance : alu" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ex_alu_tb File: ex_ALU_tb.vhd
# ** Error: reset successfull
#    Time: 1 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: #1 test 'add'
#    Time: 2 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Error: 1: 'add' successfull
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
# ** Note: done testing
#    Time: 3 ns  Iteration: 0  Instance: /ex_alu_tb
run
run
run
run
run
run
