{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699380214779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699380214780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 13:03:34 2023 " "Processing started: Tue Nov  7 13:03:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699380214780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380214780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380214780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699380215316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699380215316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_output-top " "Found design unit 1: vga_output-top" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226520 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_out-gen " "Found design unit 1: rgb_out-gen" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226520 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_out " "Found entity 1: rgb_out" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex " "Found design unit 1: ads_complex" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex-body " "Found design unit 2: ads_complex-body" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226523 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226524 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226524 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226525 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226526 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_25-SYN " "Found design unit 1: clock_25-SYN" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226527 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_rgb_out-gen " "Found design unit 1: pipeline_rgb_out-gen" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226528 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_rgb_out " "Found entity 1: pipeline_rgb_out" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2_ads " "Elaborating entity \"project2_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699380226624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index_out project2_ads.vhd(138) " "Verilog HDL or VHDL warning at project2_ads.vhd(138): object \"index_out\" assigned a value but never read" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699380226668 "|project2_ads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:0:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:0:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:0:p0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output vga_output:v0 " "Elaborating entity \"vga_output\" for hierarchy \"vga_output:v0\"" {  } { { "project2_ads.vhd" "v0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_output:v0\|vga_fsm:driver " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_output:v0\|vga_fsm:driver\"" {  } { { "vga_output.vhd" "driver" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226724 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_point vga_fsm.vhd(45) " "VHDL Process Statement warning at vga_fsm.vhd(45): signal \"vga_point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699380226726 "|project2_ads|vga_output:v0|vga_fsm:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_rgb_out vga_output:v0\|pipeline_rgb_out:output " "Elaborating entity \"pipeline_rgb_out\" for hierarchy \"vga_output:v0\|pipeline_rgb_out:output\"" {  } { { "vga_output.vhd" "output" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25 clock_25:clk " "Elaborating entity \"clock_25\" for hierarchy \"clock_25:clk\"" {  } { { "project2_ads.vhd" "clk" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_25:clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "altpll_component" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_25:clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_25:clk\|altpll:altpll_component " "Instantiated megafunction \"clock_25:clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380226810 ""}  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380226810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_25_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_25_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25_altpll " "Found entity 1: clock_25_altpll" {  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380226911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380226911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25_altpll clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated " "Elaborating entity \"clock_25_altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380226912 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "hsync_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"hsync_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699380245876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 25 " "Parameter TAP_DISTANCE set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699380245876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699380245876 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245876 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699380245876 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "57 " "Inferred 57 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div0\"" {  } { { "pipeline_rgb_out.vhd" "Div0" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div1\"" {  } { { "pipeline_rgb_out.vhd" "Div1" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div2\"" {  } { { "pipeline_rgb_out.vhd" "Div2" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:24:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:24:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:24:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:24:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:23:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:23:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:23:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:23:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:22:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:22:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:22:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:22:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:21:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:21:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:21:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:21:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:20:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:20:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:20:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:20:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:19:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:19:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:19:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:19:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "project2_ads.vhd" "Div1" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "project2_ads.vhd" "Div0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380245884 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699380245884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:hsync_reg_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:hsync_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380246044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:hsync_reg_rtl_0 " "Instantiated megafunction \"altshift_taps:hsync_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 25 " "Parameter \"TAP_DISTANCE\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380246044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1hl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1hl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1hl " "Found entity 1: shift_taps_1hl" {  } { { "db/shift_taps_1hl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/shift_taps_1hl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oo71 " "Found entity 1: altsyncram_oo71" {  } { { "db/altsyncram_oo71.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/altsyncram_oo71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h5f " "Found entity 1: cntr_h5f" {  } { { "db/cntr_h5f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/cntr_h5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0\"" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380246331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0 " "Instantiated megafunction \"vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246331 ""}  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380246331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_asl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_asl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_asl " "Found entity 1: lpm_divide_asl" {  } { { "db/lpm_divide_asl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/lpm_divide_asl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/alt_u_div_2fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380246644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380246645 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380246645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380246722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380246722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380247048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247048 ""}  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380247048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2vl " "Found entity 1: lpm_divide_2vl" {  } { { "db/lpm_divide_2vl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/lpm_divide_2vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380247113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380247113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380247144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380247144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ike.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ike " "Found entity 1: alt_u_div_ike" {  } { { "db/alt_u_div_ike.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/alt_u_div_ike.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380247210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380247210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380247229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247229 ""}  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380247229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380247267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247267 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380247267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dks " "Found entity 1: mult_dks" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380247333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380247333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380247340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380247340 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380247340 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "64 " "Converted 64 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 208 " "Used 208 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 208 208 " "Used 208 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 208 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1699380249489 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "64 " "Converted the following 64 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 89 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249489 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1699380249489 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1699380249489 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1699380249489 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1699380249489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380249580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249580 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380249580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_0kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_0kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_0kg1 " "Found entity 1: mac_mult_0kg1" {  } { { "db/mac_mult_0kg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_0kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380249648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380249648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qqn " "Found entity 1: mult_qqn" {  } { { "db/mult_qqn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_qqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380249722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380249722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380249776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249777 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380249777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_e682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380249844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380249844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380249849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380249849 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380249849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_4fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4fg1 " "Found entity 1: mac_mult_4fg1" {  } { { "db/mac_mult_4fg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_4fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380249916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380249916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1rn " "Found entity 1: mult_1rn" {  } { { "db/mult_1rn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_1rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380250000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380250000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380250037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 29 " "Parameter \"dataa_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250038 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380250038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_s682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_s682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_s682 " "Found entity 1: mac_out_s682" {  } { { "db/mac_out_s682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_s682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380250077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380250077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380250321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380250321 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380250321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_5fg1 " "Found entity 1: mac_mult_5fg1" {  } { { "db/mac_mult_5fg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_5fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380250386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380250386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2rn " "Found entity 1: mult_2rn" {  } { { "db/mult_2rn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_2rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380250424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380250424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251038 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251140 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u2f " "Found entity 1: add_sub_u2f" {  } { { "db/add_sub_u2f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngg " "Found entity 1: add_sub_ngg" {  } { { "db/add_sub_ngg.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_ngg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251350 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_g682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251452 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251514 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d4f " "Found entity 1: add_sub_d4f" {  } { { "db/add_sub_d4f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_d4f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgg " "Found entity 1: add_sub_mgg" {  } { { "db/add_sub_mgg.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_mgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251762 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_c682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_c682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_c682 " "Found entity 1: mac_out_c682" {  } { { "db/mac_out_c682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_c682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380251829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380251829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380251836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699380251836 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699380251836 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "26210 " "Ignored 26210 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "600 " "Ignored 600 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699380257222 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "25610 " "Ignored 25610 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699380257222 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699380257222 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[20\] vga_output:v0\|vga_fsm:driver\|point.y\[20\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[20\]~1 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]~1\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[29\] vga_output:v0\|vga_fsm:driver\|point.y\[29\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[29\]~5 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]~5\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[28\] vga_output:v0\|vga_fsm:driver\|point.y\[28\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[28\]~9 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]~9\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[27\] vga_output:v0\|vga_fsm:driver\|point.y\[27\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[27\]~13 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]~13\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[26\] vga_output:v0\|vga_fsm:driver\|point.y\[26\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[26\]~17 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]~17\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[25\] vga_output:v0\|vga_fsm:driver\|point.y\[25\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[25\]~21 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]~21\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[24\] vga_output:v0\|vga_fsm:driver\|point.y\[24\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[24\]~25 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]~25\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[30\] vga_output:v0\|vga_fsm:driver\|point.y\[30\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[30\]~29 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]~29\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[23\] vga_output:v0\|vga_fsm:driver\|point.y\[23\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[23\]~33 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]~33\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[22\] vga_output:v0\|vga_fsm:driver\|point.y\[22\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[22\]~37 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]~37\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[21\] vga_output:v0\|vga_fsm:driver\|point.y\[21\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[21\]~41 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]~41\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[19\] vga_output:v0\|vga_fsm:driver\|point.y\[19\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[19\]~45 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]~45\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[18\] vga_output:v0\|vga_fsm:driver\|point.y\[18\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[18\]~49 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]~49\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[17\] vga_output:v0\|vga_fsm:driver\|point.y\[17\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[17\]~53 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]~53\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[16\] vga_output:v0\|vga_fsm:driver\|point.y\[16\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[16\]~57 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]~57\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[15\] vga_output:v0\|vga_fsm:driver\|point.y\[15\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[15\]~61 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]~61\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[14\] vga_output:v0\|vga_fsm:driver\|point.y\[14\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[14\]~65 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]~65\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[13\] vga_output:v0\|vga_fsm:driver\|point.y\[13\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[13\]~69 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]~69\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[10\] vga_output:v0\|vga_fsm:driver\|point.y\[10\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[10\]~73 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]~73\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[12\] vga_output:v0\|vga_fsm:driver\|point.y\[12\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[12\]~77 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]~77\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[11\] vga_output:v0\|vga_fsm:driver\|point.y\[11\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[11\]~81 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]~81\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[9\] vga_output:v0\|vga_fsm:driver\|point.y\[9\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[9\]~85 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]~85\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[8\] vga_output:v0\|vga_fsm:driver\|point.y\[8\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[8\]~89 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]~89\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[7\] vga_output:v0\|vga_fsm:driver\|point.y\[7\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[7\]~93 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]~93\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[6\] vga_output:v0\|vga_fsm:driver\|point.y\[6\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[6\]~97 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]~97\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[5\] vga_output:v0\|vga_fsm:driver\|point.y\[5\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[5\]~101 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]~101\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[4\] vga_output:v0\|vga_fsm:driver\|point.y\[4\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[4\]~105 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]~105\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[3\] vga_output:v0\|vga_fsm:driver\|point.y\[3\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[3\]~109 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]~109\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[20\] vga_output:v0\|vga_fsm:driver\|point.x\[20\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[20\]~1 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]~1\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[29\] vga_output:v0\|vga_fsm:driver\|point.x\[29\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[29\]~5 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]~5\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[28\] vga_output:v0\|vga_fsm:driver\|point.x\[28\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[28\]~9 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]~9\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[27\] vga_output:v0\|vga_fsm:driver\|point.x\[27\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[27\]~13 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]~13\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[26\] vga_output:v0\|vga_fsm:driver\|point.x\[26\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[26\]~17 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]~17\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[30\] vga_output:v0\|vga_fsm:driver\|point.x\[30\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[30\]~21 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]~21\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[25\] vga_output:v0\|vga_fsm:driver\|point.x\[25\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[25\]~25 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]~25\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[24\] vga_output:v0\|vga_fsm:driver\|point.x\[24\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[24\]~29 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]~29\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[23\] vga_output:v0\|vga_fsm:driver\|point.x\[23\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[23\]~33 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]~33\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[22\] vga_output:v0\|vga_fsm:driver\|point.x\[22\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[22\]~37 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]~37\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[21\] vga_output:v0\|vga_fsm:driver\|point.x\[21\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[21\]~41 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]~41\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[19\] vga_output:v0\|vga_fsm:driver\|point.x\[19\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[19\]~45 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]~45\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[18\] vga_output:v0\|vga_fsm:driver\|point.x\[18\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[18\]~49 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]~49\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[17\] vga_output:v0\|vga_fsm:driver\|point.x\[17\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[17\]~53 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]~53\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[16\] vga_output:v0\|vga_fsm:driver\|point.x\[16\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[16\]~57 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]~57\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[15\] vga_output:v0\|vga_fsm:driver\|point.x\[15\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[15\]~61 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]~61\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[10\] vga_output:v0\|vga_fsm:driver\|point.x\[10\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[10\]~65 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]~65\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[14\] vga_output:v0\|vga_fsm:driver\|point.x\[14\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[14\]~69 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]~69\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[13\] vga_output:v0\|vga_fsm:driver\|point.x\[13\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[13\]~73 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]~73\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[12\] vga_output:v0\|vga_fsm:driver\|point.x\[12\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[12\]~77 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]~77\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[11\] vga_output:v0\|vga_fsm:driver\|point.x\[11\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[11\]~81 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]~81\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[9\] vga_output:v0\|vga_fsm:driver\|point.x\[9\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[9\]~85 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]~85\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[8\] vga_output:v0\|vga_fsm:driver\|point.x\[8\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[8\]~89 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]~89\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[7\] vga_output:v0\|vga_fsm:driver\|point.x\[7\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[7\]~93 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]~93\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[6\] vga_output:v0\|vga_fsm:driver\|point.x\[6\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[6\]~97 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]~97\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[5\] vga_output:v0\|vga_fsm:driver\|point.x\[5\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[5\]~101 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]~101\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380257829 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699380257829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699380273224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "329 " "329 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699380288727 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[19\]~4 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[19\]~4\"" {  } { { "db/mult_dks.tdf" "add9_result\[19\]~4" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[17\]~6 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[17\]~6\"" {  } { { "db/mult_dks.tdf" "add9_result\[17\]~6" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[16\]~8 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[16\]~8\"" {  } { { "db/mult_dks.tdf" "add9_result\[16\]~8" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[15\]~10 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[15\]~10\"" {  } { { "db/mult_dks.tdf" "add9_result\[15\]~10" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[14\]~12 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[14\]~12\"" {  } { { "db/mult_dks.tdf" "add9_result\[14\]~12" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[13\]~14 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[13\]~14\"" {  } { { "db/mult_dks.tdf" "add9_result\[13\]~14" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[12\]~16 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[12\]~16\"" {  } { { "db/mult_dks.tdf" "add9_result\[12\]~16" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[11\]~18 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[11\]~18\"" {  } { { "db/mult_dks.tdf" "add9_result\[11\]~18" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[10\]~20 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[10\]~20\"" {  } { { "db/mult_dks.tdf" "add9_result\[10\]~20" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[9\]~22 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[9\]~22\"" {  } { { "db/mult_dks.tdf" "add9_result\[9\]~22" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[8\]~24 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[8\]~24\"" {  } { { "db/mult_dks.tdf" "add9_result\[8\]~24" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[7\]~26 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[7\]~26\"" {  } { { "db/mult_dks.tdf" "add9_result\[7\]~26" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[6\]~28 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[6\]~28\"" {  } { { "db/mult_dks.tdf" "add9_result\[6\]~28" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[5\]~30 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[5\]~30\"" {  } { { "db/mult_dks.tdf" "add9_result\[5\]~30" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[4\]~32 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[4\]~32\"" {  } { { "db/mult_dks.tdf" "add9_result\[4\]~32" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[3\]~34 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[3\]~34\"" {  } { { "db/mult_dks.tdf" "add9_result\[3\]~34" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[2\]~36 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[2\]~36\"" {  } { { "db/mult_dks.tdf" "add9_result\[2\]~36" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[1\]~38 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[1\]~38\"" {  } { { "db/mult_dks.tdf" "add9_result\[1\]~38" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[0\]~40 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[0\]~40\"" {  } { { "db/mult_dks.tdf" "add9_result\[0\]~40" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[19\]~4 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[19\]~4\"" {  } { { "db/mult_dks.tdf" "add9_result\[19\]~4" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[18\]~6 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[18\]~6\"" {  } { { "db/mult_dks.tdf" "add9_result\[18\]~6" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[17\]~8 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[17\]~8\"" {  } { { "db/mult_dks.tdf" "add9_result\[17\]~8" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[16\]~10 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[16\]~10\"" {  } { { "db/mult_dks.tdf" "add9_result\[16\]~10" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[15\]~12 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[15\]~12\"" {  } { { "db/mult_dks.tdf" "add9_result\[15\]~12" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[14\]~14 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[14\]~14\"" {  } { { "db/mult_dks.tdf" "add9_result\[14\]~14" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[13\]~16 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[13\]~16\"" {  } { { "db/mult_dks.tdf" "add9_result\[13\]~16" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[12\]~18 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[12\]~18\"" {  } { { "db/mult_dks.tdf" "add9_result\[12\]~18" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[11\]~20 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[11\]~20\"" {  } { { "db/mult_dks.tdf" "add9_result\[11\]~20" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[10\]~22 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[10\]~22\"" {  } { { "db/mult_dks.tdf" "add9_result\[10\]~22" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[9\]~24 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[9\]~24\"" {  } { { "db/mult_dks.tdf" "add9_result\[9\]~24" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[8\]~26 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[8\]~26\"" {  } { { "db/mult_dks.tdf" "add9_result\[8\]~26" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[7\]~28 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[7\]~28\"" {  } { { "db/mult_dks.tdf" "add9_result\[7\]~28" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[6\]~30 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[6\]~30\"" {  } { { "db/mult_dks.tdf" "add9_result\[6\]~30" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[5\]~32 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[5\]~32\"" {  } { { "db/mult_dks.tdf" "add9_result\[5\]~32" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[4\]~34 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[4\]~34\"" {  } { { "db/mult_dks.tdf" "add9_result\[4\]~34" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[3\]~36 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[3\]~36\"" {  } { { "db/mult_dks.tdf" "add9_result\[3\]~36" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[2\]~38 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[2\]~38\"" {  } { { "db/mult_dks.tdf" "add9_result\[2\]~38" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[1\]~40 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[1\]~40\"" {  } { { "db/mult_dks.tdf" "add9_result\[1\]~40" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[0\]~42 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[0\]~42\"" {  } { { "db/mult_dks.tdf" "add9_result\[0\]~42" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699380288945 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699380288945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699380291432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380291432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23547 " "Implemented 23547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699380293231 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699380293231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23238 " "Implemented 23238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699380293231 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699380293231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699380293231 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699380293231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699380293231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699380293400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 13:04:53 2023 " "Processing ended: Tue Nov  7 13:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699380293400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699380293400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699380293400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380293400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699380295520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699380295520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 13:04:55 2023 " "Processing started: Tue Nov  7 13:04:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699380295520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699380295520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699380295520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699380295580 ""}
{ "Info" "0" "" "Project  = project2_ads" {  } {  } 0 0 "Project  = project2_ads" 0 0 "Fitter" 0 0 1699380295581 ""}
{ "Info" "0" "" "Revision = project2_ads" {  } {  } 0 0 "Revision = project2_ads" 0 0 "Fitter" 0 0 1699380295581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699380296132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699380296132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project2_ads 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"project2_ads\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699380296257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699380296338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699380296338 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1699380296476 ""}  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1699380296476 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699380297218 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699380297226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699380297647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699380297647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 56826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699380297727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699380297727 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699380297728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699380297728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699380297728 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699380297728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699380297740 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1699380300622 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699380305536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_ads.sdc " "Synopsys Design Constraints File file not found: 'project2_ads.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699380305580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699380305580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699380305777 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699380306136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699380306137 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699380306140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699380308035 ""}  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699380308035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699380310823 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699380310837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699380313071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699380313128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699380313158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699380313242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699380315406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4410 Embedded multiplier block " "Packed 4410 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1699380315422 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3654 " "Created 3654 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1699380315422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699380315422 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699380318371 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699380318434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699380323509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699380333070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699380333399 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699380460980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:08 " "Fitter placement operations ending: elapsed time is 00:02:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699380460981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699380466940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699380482061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699380482061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699380502991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699380502991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699380502998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.97 " "Total time spent on timing analysis during the Fitter is 25.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699380504221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699380504593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699380519672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699380519689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699380534595 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699380541425 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3 V Schmitt Trigger B8 " "Pin reset uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699380544198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL P11 " "Pin clock uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clock } } } { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/src/ads/ads_project2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699380544198 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699380544198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/smcginn-adsd/src/ads/ads_project2/output_files/project2_ads.fit.smsg " "Generated suppressed messages file /home/smcginn-adsd/src/ads/ads_project2/output_files/project2_ads.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699380545796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1366 " "Peak virtual memory: 1366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699380549644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 13:09:09 2023 " "Processing ended: Tue Nov  7 13:09:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699380549644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699380549644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:58 " "Total CPU time (on all processors): 00:08:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699380549644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699380549644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699380552114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699380552115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 13:09:11 2023 " "Processing started: Tue Nov  7 13:09:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699380552115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699380552115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699380552115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699380553000 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699380556589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699380556725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699380557990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 13:09:17 2023 " "Processing ended: Tue Nov  7 13:09:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699380557990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699380557990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699380557990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699380557990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699380558922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699380560098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699380560099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 13:09:19 2023 " "Processing started: Tue Nov  7 13:09:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699380560099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699380560099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project2_ads -c project2_ads " "Command: quartus_sta project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699380560099 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699380560178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699380561012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699380561012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380561118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380561118 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699380562301 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_ads.sdc " "Synopsys Design Constraints File file not found: 'project2_ads.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699380563133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380563133 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699380563318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699380563318 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699380563318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380563319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699380563328 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699380563328 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699380563578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699380563579 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699380563583 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699380563616 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699380563884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699380564084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -84.474 " "Worst-case setup slack is -84.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.474           -5872.400 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -84.474           -5872.400 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.613            -140.219 reset  " "   -3.613            -140.219 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380564085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.711 " "Worst-case hold slack is -2.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711             -20.929 reset  " "   -2.711             -20.929 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.316               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380564239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.783 " "Worst-case recovery slack is -3.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.783            -368.675 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.783            -368.675 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380564242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.381 " "Worst-case removal slack is 2.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.381               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.381               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380564252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 clock  " "    9.820               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.070               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.070               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380564284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380564284 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699380564394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699380564512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699380582221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699380583201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699380583524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.614 " "Worst-case setup slack is -76.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.614           -4328.950 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -76.614           -4328.950 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.582            -137.238 reset  " "   -3.582            -137.238 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380583525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.346 " "Worst-case hold slack is -2.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346             -17.673 reset  " "   -2.346             -17.673 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.272               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380583671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.204 " "Worst-case recovery slack is -3.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.204            -308.101 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.204            -308.101 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380583675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.964 " "Worst-case removal slack is 1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.964               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380583678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 clock  " "    9.830               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.089               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.089               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380583686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380583686 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699380583802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699380584822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699380584920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.775 " "Worst-case setup slack is -34.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380584921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380584921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.775           -1907.659 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -34.775           -1907.659 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380584921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.641             -60.403 reset  " "   -1.641             -60.403 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380584921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380584921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.040 " "Worst-case hold slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040              -7.871 reset  " "   -1.040              -7.871 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.154               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380585069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.802 " "Worst-case recovery slack is -1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802            -172.831 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.802            -172.831 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380585099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.859 " "Worst-case removal slack is 0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.859               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380585106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.946 reset  " "   -3.000              -5.946 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 clock  " "    9.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.218               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.218               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699380585121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699380585121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699380586373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699380586374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699380586596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 13:09:46 2023 " "Processing ended: Tue Nov  7 13:09:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699380586596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699380586596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699380586596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699380586596 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699380587503 ""}
