# compile verilog/system verilog design source files
verilog axi_infrastructure_v1_1_0  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv smartconnect_v1_0  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv" \

sv axi_protocol_checker_v2_0_3  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/03a9/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv axi_vip_v1_1_3  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/b9a8/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_5  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/sim/PmodOLED_pmod_bridge_0_0.v" \

verilog dist_mem_gen_v8_0_12  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/simulation/dist_mem_gen_v8_0.v" \

verilog fifo_generator_v13_2_2  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/simulation/fifo_generator_vlog_beh.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/43ae/src/PmodOLED.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodOLED_0_0/sim/design_1_PmodOLED_0_0.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/sim/PmodGPIO_pmod_bridge_0_0.v" \

verilog xlslice_v1_0_1  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/sim/PmodGPIO_xlslice_0_0.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_1/sim/PmodGPIO_xlslice_0_1.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_2/sim/PmodGPIO_xlslice_0_2.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/sim/PmodGPIO_xlslice_t_0_0.v" \

verilog xlconcat_v2_1_1  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/sim/PmodGPIO_xlconcat_0_0.v" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/86fc/src/PmodGPIO.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/sim/design_1_PmodGPIO_0_0.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
