//  v2lvs v2021.3_15.9    Tue Jul 6 13:44:20 PDT 2021
//
//  Copyright (c) 1992, 1993 Regents of the University of California
//         All rights reserved.
//
//                   Copyright Siemens 1996-2021
//                       All Rights Reserved.
//   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
//      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
//        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
//
//  The registered trademark Linux is used pursuant to a sublicense from LMI, the
//  exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.
//
//  Mentor Graphics software executing under x86-64 Linux
//
Running /usr/caen/calibre-2021.3_15.9/aok/pkgs/icv/pvt/v2lvs -a <> -v ./mult_block.apr.physical.v -o mult_block.cdl -s /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lvs_netlist/ibm13_with_vdd_vss.cdl -lsr /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lvs_netlist/ibm13_with_vdd_vss.cdl -sl -s0 VSS -s1 VDD

Info: Creating Spice Library Database ...
Warning: No BUSDELIMITER statement in /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lvs_netlist/ibm13_with_vdd_vss.cdl spice file, it will be set to [
Info: Creating Design Database ...
Info: Converting Design ...

CPU TIME = 0  REAL TIME = 4  MALLOC = 10/10/10
