ram_start = 0
ram_size = 0x800
rom_start = 0x4000
rom_size = 0x8000


INT0_NAME = RESET
INT1_NAME = TRAP
INT2_NAME = INT0,TLI
INT3_NAME = INT1,FLASH
INT4_NAME = INT2,DMA1_CH0,DMA1_CH1
INT5_NAME = INT3,DMA1_CH2,DMA1_CH3
INT6_NAME = INT4,RTC
INT7_NAME = INT5,PVD
INT8_NAME = INT6,EXTIB
INT9_NAME = INT7,EXTID
INT10_NAME = INT8,EXTI0
INT11_NAME = INT9,EXTI1
INT12_NAME = INT10,EXTI2
INT13_NAME = INT11,EXTI3
INT14_NAME = INT12,EXTI4
INT15_NAME = INT13,EXTI5
INT16_NAME = INT14,EXTI6
INT17_NAME = INT15,EXTI7
INT18_NAME = INT16
INT19_NAME = INT17,CLK
INT20_NAME = INT18,ADC1
INT21_NAME = INT19,TIM2_UPDOVF,TIMER_UPDOVF
INT22_NAME = INT20,TIM2_CAPCOM,TIMER_CAPCOM
INT23_NAME = INT21,TIM3_UPDOVF
INT24_NAME = INT22,TIM3_CAPCOM
INT25_NAME = INT23,TIM1_UPDOVF
INT26_NAME = INT24,TIM1_CAPCOM
INT27_NAME = INT25,TIM4_UPDOVF
INT28_NAME = INT26,SPI1,SPI
INT29_NAME = INT27,USART1_TX,UART_TX
INT30_NAME = INT28,USART1_RX,UART_RX
INT31_NAME = INT29,I2C1,I2C


DEVICE_NAME0 = UART
REAL_DEVICE_NAME0 = USART1
DEVICE_NAME1 = TIMER
REAL_DEVICE_NAME1 = TIM2
DEVICE_NAME2 = SPI
REAL_DEVICE_NAME2 = SPI1
DEVICE_NAME3 = ST7565_SPI

IO_DEVICES = UART,USART1,SPI,SPI1,ST7565_SPI

DEFAULT_IO_DEVICE = UART

UART_OPTIONS = TXT,IN,OUT
USART1_OPTIONS = TXT,IN,OUT
SPI_OPTIONS = BIN,INL,IN,OUT
SPI1_OPTIONS = BIN,INL,IN,OUT
ST7565_SPI_OPTIONS = TXT,OUT


CFG_GCR = 0x7F60


CFG_GCR_SWD = 0x1
CFG_GCR_AL = 0x2

CFG_GCR_SWD_POS = 0
CFG_GCR_AL_POS = 1


CLK_CKDIVR = 0x50C0
CLK_CRTCR = 0x50C1
CLK_ICKCR = 0x50C2
CLK_PCKENR1 = 0x50C3
CLK_PCKENR2 = 0x50C4
CLK_CCOR = 0x50C5
CLK_ECKCR = 0x50C6
CLK_SCSR = 0x50C7
CLK_SWR = 0x50C8
CLK_SWCR = 0x50C9
CLK_CBEEPR = 0x50CB
CLK_PCKENR3 = 0x50D0


CLK_CKDIVR_CKM = 0x7

CLK_CKDIVR_CKM_1 = 0x0
CLK_CKDIVR_CKM_2 = 0x1
CLK_CKDIVR_CKM_4 = 0x2
CLK_CKDIVR_CKM_8 = 0x3
CLK_CKDIVR_CKM_16 = 0x4
CLK_CKDIVR_CKM_32 = 0x5
CLK_CKDIVR_CKM_64 = 0x6
CLK_CKDIVR_CKM_128 = 0x7

CLK_CRTCR_RTCSWBSY = 0x1

CLK_CRTCR_RTCSEL = 0x1E

CLK_CRTCR_RTCSEL_NONE = 0x0
CLK_CRTCR_RTCSEL_HSI = 0x2
CLK_CRTCR_RTCSEL_LSI = 0x4
CLK_CRTCR_RTCSEL_HSE = 0x8
CLK_CRTCR_RTCSEL_LSE = 0x10

CLK_CRTCR_RTCDIV = 0xE0

CLK_CRTCR_RTCDIV_1 = 0x0
CLK_CRTCR_RTCDIV_2 = 0x20
CLK_CRTCR_RTCDIV_4 = 0x40
CLK_CRTCR_RTCDIV_8 = 0x60
CLK_CRTCR_RTCDIV_16 = 0x80
CLK_CRTCR_RTCDIV_32 = 0xA0
CLK_CRTCR_RTCDIV_64 = 0xC0
CLK_CRTCR_RTCDIV_128 = 0xE0

CLK_ICKCR_HSION = 0x1
CLK_ICKCR_HSIRDY = 0x2

CLK_ICKCR_LSION_POS = 0
CLK_ICKCR_LSIRDY_POS = 1

CLK_ICKCR_LSION = 0x4
CLK_ICKCR_LSIRDY = 0x8

CLK_ICKCR_LSION_POS = 3
CLK_ICKCR_LSIRDY_POS = 4

CLK_PCKENR1_TIM2 = 0x1
CLK_PCKENR1_TIM3 = 0x2
CLK_PCKENR1_TIM4 = 0x4
CLK_PCKENR1_I2C1 = 0x8
CLK_PCKENR1_SPI1 = 0x10
CLK_PCKENR1_USART1 = 0x20
CLK_PCKENR1_BEEP = 0x40
CLK_PCKENR1_DAC = 0x80

CLK_PCKENR1_TIM2_POS = 0
CLK_PCKENR1_TIM3_POS = 1
CLK_PCKENR1_TIM4_POS = 2
CLK_PCKENR1_I2C1_POS = 3
CLK_PCKENR1_SPI1_POS = 4
CLK_PCKENR1_USART1_POS = 5
CLK_PCKENR1_BEEP_POS = 6
CLK_PCKENR1_DAC_POS = 7

CLK_PCKENR2_ADC1 = 0x1
CLK_PCKENR2_TIM1 = 0x2
CLK_PCKENR2_RTC = 0x4
CLK_PCKENR2_LCD = 0x8
CLK_PCKENR2_DMA1 = 0x10
CLK_PCKENR2_COMP12 = 0x20
CLK_PCKENR2_BOOT_ROM = 0x80

CLK_PCKENR2_ADC1_POS = 0
CLK_PCKENR2_TIM1_POS = 1
CLK_PCKENR2_RTC_POS = 2
CLK_PCKENR2_LCD_POS = 3
CLK_PCKENR2_DMA1_POS = 4
CLK_PCKENR2_COMP12_POS = 5
CLK_PCKENR2_BOOT_ROM_POS = 7

CLK_PCKENR3_AES = 0x1
CLK_PCKENR3_TIM5 = 0x2
CLK_PCKENR3_SPI2 = 0x4
CLK_PCKENR3_USART2 = 0x8
CLK_PCKENR3_USART3 = 0x10
CLK_PCKENR3_CSS_LSE = 0x20

CLK_PCKENR3_AES_POS = 0
CLK_PCKENR3_TIM5_POS = 1
CLK_PCKENR3_SPI2_POS = 2
CLK_PCKENR3_USART2_POS = 3
CLK_PCKENR3_USART3_POS = 4
CLK_PCKENR3_CSS_LSE_POS = 5

CLK_ECKCR_HSEON = 0x1
CLK_ECKCR_HSERDY = 0x2

CLK_ECKCR_HSEON_POS = 0
CLK_ECKCR_HSERDY_POS = 1

CLK_ECKCR_LSEON = 0x4
CLK_ECKCR_LSERDY = 0x8

CLK_ECKCR_LSEON_POS = 2
CLK_ECKCR_LSERDY_POS = 3

CLK_ECKCR_HSEBYP = 0x10
CLK_ECKCR_LSEBYP = 0x20

CLK_ECKCR_HSEBYP_POS = 4
CLK_ECKCR_LSEBYP_POS = 5

CLK_SCSR_CKM = 0xFF

CLK_SCSR_CKM_HSI = 0x1
CLK_SCSR_CKM_LSI = 0x2
CLK_SCSR_CKM_HSE = 0x4
CLK_SCSR_CKM_LSE = 0x8

CLK_SWR_SWI = 0xFF

CLK_SWR_SWI_HSI = 0x1
CLK_SWR_SWI_LSI = 0x2
CLK_SWR_SWI_HSE = 0x4
CLK_SWR_SWI_LSE = 0x8

CLK_SWCR_SWBSY = 0x1
CLK_SWCR_SWEN = 0x2
CLK_SWCR_SWIEN = 0x4
CLK_SWCR_SWIF = 0x8

CLK_SWCR_SWBSY_POS = 0
CLK_SWCR_SWEN_POS = 1
CLK_SWCR_SWIEN_POS = 2
CLK_SWCR_SWIF_POS = 3


USART1_SR = 0x5230
USART1_DR = 0x5231
USART1_BRR1 = 0x5232
USART1_BRR2 = 0x5233
USART1_CR1 = 0x5234
USART1_CR2 = 0x5235
USART1_CR3 = 0x5236
USART1_CR4 = 0x5237
USART1_CR5 = 0x5238
USART1_GTR = 0x5239
USART1_PSCR = 0x523A


USART1_SR_TXE = 0x80
USART1_SR_TC = 0x40
USART1_SR_RXNE = 0x20
USART1_SR_IDLE = 0x10
USART1_SR_OR = 0x8
USART1_SR_NF = 0x4
USART1_SR_FE = 0x2
USART1_SR_PE = 0x1

USART1_SR_TXE_POS = 7
USART1_SR_TC_POS = 6
USART1_SR_RXNE_POS = 5
USART1_SR_IDLE_POS = 4
USART1_SR_OR_POS = 3
USART1_SR_NF_POS = 2
USART1_SR_FE_POS = 1
USART1_SR_PE_POS = 0

USART1_CR1_R8 = 0x80
USART1_CR1_T8 = 0x40
USART1_CR1_USARTD = 0x20
USART1_CR1_M = 0x10
USART1_CR1_WAKE = 0x8
USART1_CR1_PCEN = 0x4
USART1_CR1_PS = 0x2
USART1_CR1_PIEN = 0x1

USART1_CR1_R8_POS = 7
USART1_CR1_T8_POS = 6
USART1_CR1_USARTD_POS = 5
USART1_CR1_M_POS = 4
USART1_CR1_WAKE_POS = 3
USART1_CR1_PCEN_POS = 2
USART1_CR1_PS_POS = 1
USART1_CR1_PIEN_POS = 0

USART1_CR2_TEN = 0x8
USART1_CR2_REN = 0x4

USART1_CR2_TEN_POS = 3
USART1_CR2_REN_POS = 2

USART1_CR5_DMAT = 0x80
USART1_CR5_DMAR = 0x40
USART1_CR5_SCEN = 0x20
USART1_CR5_NACK = 0x10
USART1_CR5_HDSEL = 0x8
USART1_CR5_IRLP = 0x4
USART1_CR5_IREN = 0x2
USART1_CR5_EIE = 0x1

USART1_CR5_DMAT_POS = 7
USART1_CR5_DMAR_POS = 6
USART1_CR5_SCEN_POS = 5
USART1_CR5_NACK_POS = 4
USART1_CR5_HDSEL_POS = 3
USART1_CR5_IRLP_POS = 2
USART1_CR5_IREN_POS = 1
USART1_CR5_EIE_POS = 0


TIM4_CR1 = 0x52E0
TIM4_CR2 = 0x52E1
TIM4_SMCR = 0x52E2
TIM4_DER = 0x52E3
TIM4_IER = 0x52E4
TIM4_SR1 = 0x52E5
TIM4_EGR = 0x52E6
TIM4_CNTR = 0x52E7
TIM4_PSCR = 0x52E8
TIM4_ARR = 0x52E9


TIM2_CR1 = 0x5250
TIM2_CR2 = 0x5251
TIM2_SMCR = 0x5252
TIM2_ETR = 0x5253
TIM2_DER = 0x5254
TIM2_IER = 0x5255
TIM2_SR1 = 0x5256
TIM2_SR2 = 0x5257
TIM2_EGR = 0x5258
TIM2_CNTRH = 0x525C
TIM2_CNTRL = 0x525D
TIM2_PSCR = 0x525E
TIM2_ARRH = 0x525F
TIM2_ARRL = 0x5260


TIM2_CR1_CEN = 0x1
TIM2_CR1_UDIS = 0x2
TIM2_CR1_URS = 0x4
TIM2_CR1_OPM = 0x8
TIM2_CR1_DIR = 0x10
TIM2_CR1_CMS = 0x60
TIM2_CR1_ARPE = 0x80

TIM2_CR1_DIR_UP = 0x0
TIM2_CR1_DIR_DOWN = 0x10

TIM2_CR1_CMS_EDGE_ALIGN = 0x0
TIM2_CR1_CMS_CENTER_ALIGN_1 = 0x20
TIM2_CR1_CMS_CENTER_ALIGN_2 = 0x40
TIM2_CR1_CMS_CENTER_ALIGN_3 = 0x60

TIM2_CR1_CEN_POS = 0
TIM2_CR1_UDIS_POS = 1
TIM2_CR1_URS_POS = 2
TIM2_CR1_OPM_POS = 3
TIM2_CR1_ARPE_POS = 7

TIM2_IER_UIE = 0x1
TIM2_IER_CC1IE = 0x2
TIM2_IER_CC2IE = 0x4
TIM2_IER_TIE = 0x40
TIM2_IER_BIE = 0x80

TIM2_IER_UIE_POS = 0
TIM2_IER_CC1IE_POS = 1
TIM2_IER_CC2IE_POS = 2
TIM2_IER_TIE_POS = 6
TIM2_IER_BIE_POS = 7

TIM2_SR1_UIF = 0x1
TIM2_SR1_CC1IF = 0x2
TIM2_SR1_CC2IF = 0x4
TIM2_SR1_TIF = 0x40
TIM2_SR1_BIF = 0x80

TIM2_SR1_UIF_POS = 0
TIM2_SR1_CC1IF_POS = 1
TIM2_SR1_CC2IF_POS = 2
TIM2_SR1_TIF_POS = 6
TIM2_SR1_BIF_POS = 7

TIM2_SR2_CC1OF = 0x2
TIM2_SR2_CC2OF = 0x4

TIM2_SR2_CC1OF_POS = 1
TIM2_SR2_CC2OF_POS = 2

TIM2_EGR_UG = 0x1
TIM2_EGR_CC1G = 0x2
TIM2_EGR_CC2G = 0x4
TIM2_EGR_TG = 0x40
TIM2_EGR_BG = 0x80

TIM2_EGR_UG_POS = 0
TIM2_EGR_CC1G_POS = 1
TIM2_EGR_CC2G_POS = 2
TIM2_EGR_TG_POS = 6
TIM2_EGR_BG_POS = 7

TIM2_PSCR_PSC = 0x7

TIM2_PSCR_PSC_DIV1 = 0x0
TIM2_PSCR_PSC_DIV2 = 0x1
TIM2_PSCR_PSC_DIV4 = 0x2
TIM2_PSCR_PSC_DIV8 = 0x3
TIM2_PSCR_PSC_DIV16 = 0x4
TIM2_PSCR_PSC_DIV32 = 0x5
TIM2_PSCR_PSC_DIV64 = 0x6
TIM2_PSCR_PSC_DIV128 = 0x7


PA_ODR = 0x5000
PA_IDR = 0x5001
PA_DDR = 0x5002
PA_CR1 = 0x5003
PA_CR2 = 0x5004

PB_ODR = 0x5005
PB_IDR = 0x5006
PB_DDR = 0x5007
PB_CR1 = 0x5008
PB_CR2 = 0x5009

PC_ODR = 0x500A
PC_IDR = 0x500B
PC_DDR = 0x500C
PC_CR1 = 0x500D
PC_CR2 = 0x500E

PD_ODR = 0x500F
PD_IDR = 0x5010
PD_DDR = 0x5011
PD_CR1 = 0x5012
PD_CR2 = 0x5013


GPIO_PIN0_MASK = 1
GPIO_PIN1_MASK = 2
GPIO_PIN2_MASK = 4
GPIO_PIN3_MASK = 8
GPIO_PIN4_MASK = 0x10
GPIO_PIN5_MASK = 0x20
GPIO_PIN6_MASK = 0x40
GPIO_PIN7_MASK = 0x80

GPIO_PIN0_POS = 0
GPIO_PIN1_POS = 1
GPIO_PIN2_POS = 2
GPIO_PIN3_POS = 3
GPIO_PIN4_POS = 4
GPIO_PIN5_POS = 5
GPIO_PIN6_POS = 6
GPIO_PIN7_POS = 7


SPI1_CR1 = 0x5200
SPI1_CR2 = 0x5201
SPI1_ICR = 0x5202
SPI1_SR = 0x5203
SPI1_DR = 0x5204
SPI1_CRCPR = 0x5205
SPI1_RXCRCR = 0x5206
SPI1_TXCRCR = 0x5207


SPI1_CR1_CPHA = 0x1
SPI1_CR1_CPOL = 0x2
SPI1_CR1_MSTR = 0x4
SPI1_CR1_BR = 0x38
SPI1_CR1_SPE = 0x40
SPI1_CR1_LSBFIRST = 0x80

SPI1_CR1_CPHA_POS = 0
SPI1_CR1_CPOL_POS = 1
SPI1_CR1_MSTR_POS = 2
SPI1_CR1_SPE_POS = 6
SPI1_CR1_LSBFIRST_POS = 7

SPI1_CR1_BR_DIV2 = 0x0
SPI1_CR1_BR_DIV4 = 0x8
SPI1_CR1_BR_DIV8 = 0x10
SPI1_CR1_BR_DIV16 = 0x18
SPI1_CR1_BR_DIV32 = 0x20
SPI1_CR1_BR_DIV64 = 0x28
SPI1_CR1_BR_DIV128 = 0x30
SPI1_CR1_BR_DIV256 = 0x38

SPI1_CR2_SSI = 0x1
SPI1_CR2_SSM = 0x2
SPI1_CR2_RXONLY = 0x4
SPI1_CR2_CRCNEXT = 0x10
SPI1_CR2_CRCEN = 0x20
SPI1_CR2_BDOE = 0x40
SPI1_CR2_BDM = 0x80

SPI1_CR2_SSI_POS = 0
SPI1_CR2_SSM_POS = 1
SPI1_CR2_RXONLY_POS = 2
SPI1_CR2_CRCNEXT_POS = 4
SPI1_CR2_CRCEN_POS = 5
SPI1_CR2_BDOE_POS = 6
SPI1_CR2_BDM_POS = 7

SPI1_ICR_WKIE = 0x10
SPI1_ICR_ERRIE = 0x20
SPI1_ICR_RXIE = 0x40
SPI1_ICR_TXIE = 0x80

SPI1_ICR_WKIE_POS = 4
SPI1_ICR_ERRIE_POS = 5
SPI1_ICR_RXIE_POS = 6
SPI1_ICR_TXIE_POS = 7

SPI1_SR_RXNE = 0x1
SPI1_SR_TXE = 0x2
SPI1_SR_WKUP = 0x8
SPI1_SR_CRCERR = 0x10
SPI1_SR_MODF = 0x20
SPI1_SR_OVR = 0x40
SPI1_SR_BSY = 0x80

SPI1_SR_RXNE_POS = 0
SPI1_SR_TXE_POS = 1
SPI1_SR_WKUP_POS = 3
SPI1_SR_CRCERR_POS = 4
SPI1_SR_MODF_POS = 5
SPI1_SR_OVR_POS = 6
SPI1_SR_BSY_POS = 7
