
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    13801000                       # Number of ticks simulated
final_tick                                   13801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32086                       # Simulator instruction rate (inst/s)
host_op_rate                                    32085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34665771                       # Simulator tick rate (ticks/s)
host_mem_usage                                 218816                       # Number of bytes of host memory used
host_seconds                                     0.40                       # Real time elapsed on the host
sim_insts                                       12773                       # Number of instructions simulated
sim_ops                                         12773                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             40000                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             22720                       # Number of bytes read from this memory
system.physmem.bytes_read::total                62720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        40000                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40000                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                625                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                355                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   980                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst           2898340700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1646257518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              4544598218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst      2898340700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         2898340700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst          2898340700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1646257518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             4544598218                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         4109                       # DTB read hits
system.cpu.dtb.read_misses                         91                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     4200                       # DTB read accesses
system.cpu.dtb.write_hits                        2070                       # DTB write hits
system.cpu.dtb.write_misses                        61                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    2131                       # DTB write accesses
system.cpu.dtb.data_hits                         6179                       # DTB hits
system.cpu.dtb.data_misses                        152                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     6331                       # DTB accesses
system.cpu.itb.fetch_hits                        5033                       # ITB hits
system.cpu.itb.fetch_misses                        52                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    5085                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload0.num_syscalls                  17                       # Number of system calls
system.cpu.workload1.num_syscalls                  17                       # Number of system calls
system.cpu.numCycles                            27603                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                     6273                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted               3546                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1676                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                  4641                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                      749                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                      905                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 178                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles               1498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          35104                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        6273                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1654                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                      5033                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   742                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              21582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.626541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.950246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    15712     72.80%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      465      2.15%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      353      1.64%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      445      2.06%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      412      1.91%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      367      1.70%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      466      2.16%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      577      2.67%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2785     12.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                21582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227258                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.271746                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    29958                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  5047                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5024                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   472                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2407                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  618                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   398                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  30693                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   650                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2407                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    30628                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2400                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            805                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4751                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1917                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  28414                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                  1949                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               21384                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 35492                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            35458                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                34                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  9166                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12218                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 55                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5512                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2647                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1284                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 3                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                 2635                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores                1309                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      25261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  50                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     21461                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         21582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.994393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.507504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               12693     58.81%     58.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3009     13.94%     72.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2444     11.32%     84.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1529      7.08%     91.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1011      4.68%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 561      2.60%     98.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 239      1.11%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  74      0.34%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  22      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           21582                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      3.76%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    115     61.83%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    64     34.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7347     68.12%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.01%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.02%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2315     21.46%     89.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1119     10.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  10786                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass                 2      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                  7235     67.78%     67.79% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                    1      0.01%     67.80% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                     0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                   2      0.02%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                    0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                    0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                    0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                 2307     21.61%     89.43% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite                1128     10.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                  10675                       # Type of FU issued
system.cpu.iq.FU_type::No_OpClass                   4      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type::IntAlu                   14582     67.95%     67.97% # Type of FU issued
system.cpu.iq.FU_type::IntMult                      2      0.01%     67.97% # Type of FU issued
system.cpu.iq.FU_type::IntDiv                       0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type::FloatAdd                     4      0.02%     67.99% # Type of FU issued
system.cpu.iq.FU_type::FloatCmp                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::FloatCvt                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::FloatMult                    0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::FloatDiv                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::FloatSqrt                    0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdAdd                      0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdAddAcc                   0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdAlu                      0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdCmp                      0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdCvt                      0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdMisc                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdMult                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdMultAcc                  0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdShift                    0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdShiftAcc                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdSqrt                     0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatAdd                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatAlu                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatCmp                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatCvt                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatDiv                 0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatMisc                0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatMult                0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatMultAcc             0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::SimdFloatSqrt                0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type::MemRead                   4622     21.54%     89.53% # Type of FU issued
system.cpu.iq.FU_type::MemWrite                  2247     10.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type::IprAccess                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type::InstPrefetch                 0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type::total                    21461                       # Type of FU issued
system.cpu.iq.rate                           0.777488                       # Inst issue rate
system.cpu.iq.fu_busy_cnt::0                       93                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                       93                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total                  186                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.004333                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.004333                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.008667                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              64765                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             36642                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        19216                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  42                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 20                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           20                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  21621                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      22                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               55                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1462                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          419                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread1.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread1.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread1.squashedLoads         1450                       # Number of loads squashed
system.cpu.iew.lsq.thread1.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread1.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread1.squashedStores          444                       # Number of stores squashed
system.cpu.iew.lsq.thread1.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread1.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread1.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread1.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2407                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     503                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    41                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               25446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               693                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5282                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2593                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 50                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            259                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1247                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1506                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 20047                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts::0               2108                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1               2105                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total           4213                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1414                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.exec_nop::0                         69                       # number of nop insts executed
system.cpu.iew.exec_nop::1                         66                       # number of nop insts executed
system.cpu.iew.exec_nop::total                    135                       # number of nop insts executed
system.cpu.iew.exec_refs::0                      3190                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                      3171                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                  6361                       # number of memory reference insts executed
system.cpu.iew.exec_branches::0                  1643                       # Number of branches executed
system.cpu.iew.exec_branches::1                  1639                       # Number of branches executed
system.cpu.iew.exec_branches::total              3282                       # Number of branches executed
system.cpu.iew.exec_stores::0                    1082                       # Number of stores executed
system.cpu.iew.exec_stores::1                    1066                       # Number of stores executed
system.cpu.iew.exec_stores::total                2148                       # Number of stores executed
system.cpu.iew.exec_rate                     0.726262                       # Inst execution rate
system.cpu.iew.wb_sent::0                        9814                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                        9693                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                   19507                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count::0                       9690                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                       9546                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                  19236                       # cumulative count of insts written-back
system.cpu.iew.wb_producers::0                   5036                       # num instructions producing a value
system.cpu.iew.wb_producers::1                   4985                       # num instructions producing a value
system.cpu.iew.wb_producers::total              10021                       # num instructions producing a value
system.cpu.iew.wb_consumers::0                   6558                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                   6494                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total              13052                       # num instructions consuming a value
system.cpu.iew.wb_penalized::0                      0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_penalized::1                      0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_penalized::total                  0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate::0                    0.351049                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.345832                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                0.696881                       # insts written-back per cycle
system.cpu.iew.wb_fanout::0                  0.767917                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.767632                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.767775                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate::0                 0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.wb_penalized_rate::1                 0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.wb_penalized_rate::total             0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts          12807                       # The number of committed instructions
system.cpu.commit.commitCommittedOps            12807                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts           12581                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1295                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21524                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.595010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.388263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15949     74.10%     74.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2814     13.07%     87.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1173      5.45%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          493      2.29%     94.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          336      1.56%     96.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          260      1.21%     97.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          183      0.85%     98.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          102      0.47%     99.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          214      0.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21524                       # Number of insts commited each cycle
system.cpu.commit.committedInsts::0              6403                       # Number of instructions committed
system.cpu.commit.committedInsts::1              6404                       # Number of instructions committed
system.cpu.commit.committedInsts::total         12807                       # Number of instructions committed
system.cpu.commit.committedOps::0                6403                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::1                6404                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::total           12807                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count::0                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::1                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::total                  0                       # Number of s/w prefetches committed
system.cpu.commit.refs::0                        2050                       # Number of memory references committed
system.cpu.commit.refs::1                        2050                       # Number of memory references committed
system.cpu.commit.refs::total                    4100                       # Number of memory references committed
system.cpu.commit.loads::0                       1185                       # Number of loads committed
system.cpu.commit.loads::1                       1185                       # Number of loads committed
system.cpu.commit.loads::total                   2370                       # Number of loads committed
system.cpu.commit.membars::0                        0                       # Number of memory barriers committed
system.cpu.commit.membars::1                        0                       # Number of memory barriers committed
system.cpu.commit.membars::total                    0                       # Number of memory barriers committed
system.cpu.commit.branches::0                    1051                       # Number of branches committed
system.cpu.commit.branches::1                    1051                       # Number of branches committed
system.cpu.commit.branches::total                2102                       # Number of branches committed
system.cpu.commit.fp_insts::0                      10                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::1                      10                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::total                  20                       # Number of committed floating point instructions.
system.cpu.commit.int_insts::0                   6321                       # Number of committed integer instructions.
system.cpu.commit.int_insts::1                   6321                       # Number of committed integer instructions.
system.cpu.commit.int_insts::total              12642                       # Number of committed integer instructions.
system.cpu.commit.function_calls::0               127                       # Number of function calls committed.
system.cpu.commit.function_calls::1               127                       # Number of function calls committed.
system.cpu.commit.function_calls::total           254                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   214                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited::0                     0                       # number of insts not committed due to BW limits
system.cpu.commit.bw_limited::1                     0                       # number of insts not committed due to BW limits
system.cpu.commit.bw_limited::total                 0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       111695                       # The number of ROB reads
system.cpu.rob.rob_writes                       53212                       # The number of ROB writes
system.cpu.timesIdled                             218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            6021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts::0                     6386                       # Number of Instructions Simulated
system.cpu.committedInsts::1                     6387                       # Number of Instructions Simulated
system.cpu.committedOps::0                       6386                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                       6387                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 12773                       # Number of Instructions Simulated
system.cpu.cpi::0                            4.322424                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            4.321747                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.161043                       # CPI: Total CPI of All Threads
system.cpu.ipc::0                            0.231352                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.231388                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.462740                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    25345                       # number of integer regfile reads
system.cpu.int_regfile_writes                   14554                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       2                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      2                       # number of misc regfile writes
system.cpu.icache.replacements::0                   6                       # number of replacements
system.cpu.icache.replacements::1                   0                       # number of replacements
system.cpu.icache.replacements::total               6                       # number of replacements
system.cpu.icache.tagsinuse                321.631643                       # Cycle average of tags in use
system.cpu.icache.total_refs                     4144                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    627                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   6.609250                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     321.631643                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.157047                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.157047                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         4144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4144                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4144                       # number of overall hits
system.cpu.icache.overall_hits::total            4144                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           889                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::total           889                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     31471500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31471500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     31471500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31471500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     31471500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31471500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5033                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5033                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5033                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5033                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.176634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.176634                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.176634                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.176634                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.176634                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.176634                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35401.012373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35401.012373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35401.012373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35401.012373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35401.012373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35401.012373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          262                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          262                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          262                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          627                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          627                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22341500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22341500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22341500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22341500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22341500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22341500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.124578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.124578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.124578                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.124578                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.124578                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.124578                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35632.376396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35632.376396                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35632.376396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35632.376396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35632.376396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35632.376396                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements::0                   0                       # number of replacements
system.cpu.dcache.replacements::1                   0                       # number of replacements
system.cpu.dcache.replacements::total               0                       # number of replacements
system.cpu.dcache.tagsinuse                221.639601                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     4700                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    355                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  13.239437                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     221.639601                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.054111                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.054111                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         3679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3679                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         1021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1021                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          4700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         4700                       # number of overall hits
system.cpu.dcache.overall_hits::total            4700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           312                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          709                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1021                       # number of overall misses
system.cpu.dcache.overall_misses::total          1021                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11353000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11353000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     22399000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22399000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33752000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33752000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         3991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         5721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         5721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5721                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078176                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.409827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.409827                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.178465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.178465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.178465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.178465                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36387.820513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36387.820513                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31592.383639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31592.383639                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33057.786484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33057.786484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33057.786484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33057.786484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          666                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5248500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5248500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     12972500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12972500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     12972500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12972500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.052618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.083815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.083815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062052                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36780.952381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36780.952381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36196.551724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36196.551724                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36542.253521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36542.253521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36542.253521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36542.253521                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements::0                  0                       # number of replacements
system.cpu.l2cache.replacements::1                  0                       # number of replacements
system.cpu.l2cache.replacements::total              0                       # number of replacements
system.cpu.l2cache.tagsinuse               447.061292                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                       2                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  0.002395                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::cpu.inst    321.947671                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data    125.113621                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::cpu.inst     0.009825                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.003818                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.013643                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst            2                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total              2                       # number of ReadReq hits
system.cpu.l2cache.demand_hits::cpu.inst            2                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst            2                       # number of overall hits
system.cpu.l2cache.overall_hits::total              2                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst          625                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data          210                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total          835                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data          145                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          145                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst          625                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data          355                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           980                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst          625                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data          355                       # number of overall misses
system.cpu.l2cache.overall_misses::total          980                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst     21523000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data      7330000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total     28853000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      5026500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      5026500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     21523000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data     12356500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     33879500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     21523000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data     12356500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     33879500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst          627                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data          210                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total          837                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data          145                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          145                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst          627                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data          355                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          982                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst          627                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data          355                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          982                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.996810                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.997611                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.996810                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.997963                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.996810                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.997963                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34436.800000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34904.761905                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34554.491018                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34665.517241                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34665.517241                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34436.800000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34807.042254                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34570.918367                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34436.800000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34807.042254                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34570.918367                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs        21000                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs         5250                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst          625                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          210                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total          835                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          145                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          145                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst          625                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data          355                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst          625                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data          355                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst     19555500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data      6675000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total     26230500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      4577500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4577500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     19555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     11252500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     30808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     19555500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     11252500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     30808000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.996810                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.997611                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.996810                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.997963                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.996810                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.997963                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31288.800000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31785.714286                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31413.772455                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31568.965517                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31568.965517                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31288.800000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31697.183099                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31436.734694                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31288.800000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31697.183099                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31436.734694                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
