Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Artur Burchard , Ewa Hekstra-Nowacka , Atul Chauhan, A Real-Time Streaming Memory Controller, Proceedings of the conference on Design, Automation and Test in Europe, p.20-25, March 07-11, 2005[doi>10.1109/DATE.2005.34]
B. Dilip, P. S. Prasad, and R. S. G. Bhavani. 2012. Leakage power reduction in CMOS circuits using leakage control transistor technique in nanoscale technology. Electronics Signals and Systems 2 (2012), 72--77.
Eiman Ebrahimi , Rustam Miftakhutdinov , Chris Fallin , Chang Joo Lee , José A. Joao , Onur Mutlu , Yale N. Patt, Parallel application memory scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155663]
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Andrew B. Kahng , Seokhyeong Kang , Tajana Rosing , Richard Strong, TAP: token-based adaptive power gating, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333711]
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
Woo-Cheol Kwon , Sungjoo Yoo , Sung-Min Hong , Byeong Min , Kyu-Myung Choi , Soo-Kwan Eo, A practical approach of memory access parallelization to exploit multiple off-chip DDR memories, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391585]
Kun-Bin Lee , Tzu-Chieh Lin , Chein-Wei Jen, An efficient quality-aware memory controller for multimedia platform SoC, IEEE Transactions on Circuits and Systems for Video Technology, v.15 n.5, p.620-633, May 2005[doi>10.1109/TCSVT.2005.846412]
Anita Lungu , Pradip Bose , Alper Buyuktosunoglu , Daniel J. Sorin, Dynamic power gating with quality guarantees, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594331]
Sally A. McKee , William A. Wulf , James H. Aylor , Maximo H. Salinas , Robert H. Klenke , Sung I. Hong , Dee A. B. Weikle, Dynamic Access Ordering for Streamed Computations, IEEE Transactions on Computers, v.49 n.11, p.1255-1271, November 2000[doi>10.1109/12.895941]
Micron. 2007. 128Mb Low-Power DDR SDRAM Component: MT46H8M16LF. Retrieved from http://www.micron.com/-/media/documents/products/data.
Sai Prashanth Muralidhara , Lavanya Subramanian , Onur Mutlu , Mahmut Kandemir , Thomas Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155664]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Seong-II Park , Yongseok Yi , In-Cheol Park, High performance memory mode control for HDTV decoders, IEEE Transactions on Consumer Electronics, v.49 n.4, p.1348-1353, November 2003[doi>10.1109/TCE.2003.1261239]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Effective Management of DRAM Bandwidth in Multicore Processors, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.245-258, September 15-19, 2007[doi>10.1109/PACT.2007.29]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Jun Shao , Brian T. Davis, A Burst Scheduling Access Reordering Mechanism, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.285-294, February 10-14, 2007[doi>10.1109/HPCA.2007.346206]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Lavanya Subramanian , Vivek Seshadri , Yoongu Kim , Ben Jaiyen , Onur Mutlu, MISE: Providing performance predictability and improving fairness in shared main memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.639-650, February 23-27, 2013[doi>10.1109/HPCA.2013.6522356]
Synopsys, Inc. 2014. Platform Architect. Retrieved from http://www.synopsys.com/.
Koenraad De Vleeschauwer. 2009. MPEG-2 Decoder User’s Guide. Retrieved from http://www.kdvelectronics.eu/mpeg2fpga/mpeg2fpga.pdf.
Ahmed Youssef , Mohab Anis , Mohamed Elmasry, Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.371-384, December 09-13, 2006[doi>10.1109/MICRO.2006.22]
