{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx.v@95:105@HdlIdDef", "reg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_tx.v@102:112", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@92:102", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@89:99", "reg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@92:102", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@98:108", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@90:100", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@93:103", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@88:98", "// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@95:105", "reg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@101:111", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@96:106", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@93:103", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"]], "Diff Content": {"Delete": [[100, "reg busy_reg = 0;\n"]], "Add": [[100, "reg busy_reg = 1'b0;\n"]]}}