# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7k160tffv676-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir {C:/ldpctest/ldpc test/ldpc test.cache/wt} [current_project]
set_property parent.project_path {C:/ldpctest/ldpc test/ldpc test.xpr} [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths {
  c:/Users/dougo/AppData/Roaming/Xilinx/ip_repo
  c:/Users/dougo/LDPC_Decoder/solution16_K7/impl
  c:/Users/dougo/LDPC_CTRL/solution1/impl
  c:/Users/dougo/LDPC_INIT_DSP3/solution2/impl
  c:/Users/dougo/LDPC_data_buffer/solution1/impl
} [current_project]
set_property ip_cache_permissions disable [current_project]
read_verilog -library xil_defaultlib {{C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v}}
add_files {{C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/design_2.bd}}
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/constraints/HLSLdpcLogDecScaledMin_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/constraints/setupLDPC_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_1/design_2_blk_mem_gen_0_1_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_2/design_2_blk_mem_gen_0_2_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/design_2_blk_mem_gen_0_3_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/design_2_raw_data_0_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/design_2_blk_mem_gen_0_4_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/design_2_decode_data_0_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/constraints/LDPC_CTRL_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_upgraded_ipi_0/constraints/LDPC_buff_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_5/design_2_blk_mem_gen_0_5_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/design_2_ooc.xdc}}]
set_property is_locked true [get_files {{C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/design_2.bd}}]

foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top design_2_wrapper -part xc7k160tffv676-2


write_checkpoint -force -noxdef design_2_wrapper.dcp

catch { report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb }
