üìò Digital VLSI Lab ‚Äì Virtual Labs (IIIT Hyderabad)

This repository contains my completed experiments from the Virtual Labs ‚Äì IIIT Hyderabad platform.
Each experiment focuses on understanding transistor-level digital design using simple interactive simulations.

| S.No | Experiment                                              |
| ---- | ------------------------------------------------------- |
| 1    | Schematic Design of Transistor Level Inverter           |
| 2    | Schematic Design of Transistor Level NAND & NOR Gate    |
| 3    | Schematic Design of Transistor Level XOR & XNOR Gate    |
| 4    | Schematic Design of Pass Transistor Logic & Multiplexer |
| 5    | Delay Estimation in Chain of Inverters                  |
| 6    | Schematic Design of D-Latch and D-Flip Flop             |
| 7    | Spice Code Platform                                     |
| 8    | Design of D-Flip Flop Using Verilog                     |
| 9    | Design of Digital Circuits Using Verilog                |
| 10   | Layout Design                                           |

1Ô∏è‚É£ Schematic Design of Transistor-Level Inverter

A basic CMOS inverter built using PMOS and NMOS transistors.
Demonstrates how input logic is inverted at the transistor level using complementary switching.

2Ô∏è‚É£ Schematic Design of Transistor-Level NAND & NOR Gates

Implements NAND and NOR gates using CMOS logic.
Shows how series and parallel arrangements of PMOS/NMOS transistors determine logic behavior.

3Ô∏è‚É£ Schematic Design of Transistor-Level XOR & XNOR Gates

Realization of XOR and XNOR using combinations of CMOS transistors.
Highlights how exclusive-logic functions require pull-up/pull-down networks with multiple paths.

4Ô∏è‚É£ Schematic Design of Pass Transistor Logic & Multiplexer

Explores pass transistor logic (PTL) to implement data selection and routing.
Includes design of a 2:1 multiplexer using minimal transistor count with PTL.

5Ô∏è‚É£ Delay Estimation in Chain of Inverters

Simulates a chain of CMOS inverters to study propagation delay, loading effect, and transition behavior.
Helps understand RC delay, rise/fall mismatch, and signal degradation.

6Ô∏è‚É£ Schematic Design of D-Latch and D-Flip Flop

Design of latch and flip-flop circuits using transmission gates and inverters.
Explains data storage, level sensitivity (latch), and edge-triggering (flip-flop).

7Ô∏è‚É£ SPICE Code Platform

Introduction to SPICE simulation commands used for transistor-level electrical analysis.
Covers netlist structure, device models, and basic transient analysis.

8Ô∏è‚É£ Design of D-Flip Flop Using Verilog

Implements a D-FF in Verilog using behavioral or gate-level modeling.
Focuses on edge-triggered storage logic in HDL.

9Ô∏è‚É£ Design of Digital Circuits Using Verilog

Covers designing combinational and sequential circuits in Verilog.
Includes modules like adders, multiplexers, counters, and simple FSMs.

üîü Layout Design

Introduction to layout design in VLSI using CMOS rules.
Shows how to place active regions, polysilicon, metal layers, contacts, and wells while following DRC rules.
