
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 3)  (358 530)  (358 530)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g0_2
 (5 3)  (359 530)  (359 530)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g0_2
 (7 3)  (361 530)  (361 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_2 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (6 0)  (414 528)  (414 528)  routing T_8_33.span4_vert_9 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (416 528)  (416 528)  routing T_8_33.span4_vert_9 <X> T_8_33.lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_vert_9 <X> T_8_33.lc_trk_g0_1
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (11 6)  (579 535)  (579 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14
 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14
 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1002 531)  (1002 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 10)  (1419 539)  (1419 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (8 11)  (1422 538)  (1422 538)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_7 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_vert_7 <X> T_29_33.lc_trk_g1_7
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 2)  (1635 531)  (1635 531)  routing T_31_33.span4_vert_43 <X> T_31_33.lc_trk_g0_3
 (6 2)  (1636 531)  (1636 531)  routing T_31_33.span4_vert_43 <X> T_31_33.lc_trk_g0_3
 (7 2)  (1637 531)  (1637 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1638 531)  (1638 531)  routing T_31_33.span4_vert_43 <X> T_31_33.lc_trk_g0_3
 (8 3)  (1638 530)  (1638 530)  routing T_31_33.span4_vert_43 <X> T_31_33.lc_trk_g0_3
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_3 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (11 0)  (1705 528)  (1705 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12
 (12 0)  (1706 528)  (1706 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12
 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_7_32

 (19 1)  (361 513)  (361 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_27_32

 (6 10)  (1408 522)  (1408 522)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43
 (5 11)  (1407 523)  (1407 523)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43


LogicTile_31_32

 (4 10)  (1622 522)  (1622 522)  routing T_31_32.sp4_v_b_6 <X> T_31_32.sp4_v_t_43


LogicTile_32_32

 (19 1)  (1691 513)  (1691 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_16_31

 (3 14)  (819 510)  (819 510)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_v_t_22


LogicTile_29_31

 (3 12)  (1513 508)  (1513 508)  routing T_29_31.sp12_v_b_1 <X> T_29_31.sp12_h_r_1
 (3 13)  (1513 509)  (1513 509)  routing T_29_31.sp12_v_b_1 <X> T_29_31.sp12_h_r_1


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span12_horz_6 <X> T_33_31.lc_trk_g0_6
 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span12_horz_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span12_horz_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0
 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_30

 (2 8)  (494 488)  (494 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_30

 (4 2)  (550 482)  (550 482)  routing T_11_30.sp4_v_b_0 <X> T_11_30.sp4_v_t_37
 (4 4)  (550 484)  (550 484)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (6 4)  (552 484)  (552 484)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (5 5)  (551 485)  (551 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (4 12)  (550 492)  (550 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_9


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_13_30

 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (5 13)  (659 493)  (659 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_6


LogicTile_16_30

 (12 8)  (828 488)  (828 488)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_r_8
 (11 9)  (827 489)  (827 489)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_r_8
 (13 9)  (829 489)  (829 489)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_r_8
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_20_30

 (10 3)  (1046 483)  (1046 483)  routing T_20_30.sp4_h_l_45 <X> T_20_30.sp4_v_t_36


RAM_Tile_25_30

 (6 10)  (1312 490)  (1312 490)  routing T_25_30.sp4_v_b_3 <X> T_25_30.sp4_v_t_43
 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_v_b_3 <X> T_25_30.sp4_v_t_43


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0
 (4 14)  (400 478)  (400 478)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44
 (6 14)  (402 478)  (402 478)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44
 (5 15)  (401 479)  (401 479)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44


LogicTile_11_29

 (19 0)  (565 464)  (565 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_12_29

 (3 4)  (603 468)  (603 468)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_r_0
 (3 5)  (603 469)  (603 469)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_r_0
 (5 6)  (605 470)  (605 470)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_l_38


LogicTile_15_29

 (11 8)  (773 472)  (773 472)  routing T_15_29.sp4_h_r_3 <X> T_15_29.sp4_v_b_8
 (8 12)  (770 476)  (770 476)  routing T_15_29.sp4_v_b_4 <X> T_15_29.sp4_h_r_10
 (9 12)  (771 476)  (771 476)  routing T_15_29.sp4_v_b_4 <X> T_15_29.sp4_h_r_10
 (10 12)  (772 476)  (772 476)  routing T_15_29.sp4_v_b_4 <X> T_15_29.sp4_h_r_10


LogicTile_16_29

 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_h_r_0
 (19 15)  (835 479)  (835 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_29

 (9 3)  (883 467)  (883 467)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_v_t_36


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (6 6)  (988 470)  (988 470)  routing T_19_29.sp4_h_l_47 <X> T_19_29.sp4_v_t_38


LogicTile_22_29

 (2 12)  (1146 476)  (1146 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_29

 (12 0)  (1318 464)  (1318 464)  routing T_25_29.sp4_h_l_46 <X> T_25_29.sp4_h_r_2
 (13 1)  (1319 465)  (1319 465)  routing T_25_29.sp4_h_l_46 <X> T_25_29.sp4_h_r_2


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_28_29

 (3 1)  (1459 465)  (1459 465)  routing T_28_29.sp12_h_l_23 <X> T_28_29.sp12_v_b_0


LogicTile_29_29

 (10 11)  (1520 475)  (1520 475)  routing T_29_29.sp4_h_l_39 <X> T_29_29.sp4_v_t_42


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_12_28

 (19 3)  (619 451)  (619 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_13_28

 (3 12)  (657 460)  (657 460)  routing T_13_28.sp12_v_b_1 <X> T_13_28.sp12_h_r_1
 (3 13)  (657 461)  (657 461)  routing T_13_28.sp12_v_b_1 <X> T_13_28.sp12_h_r_1


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (2 14)  (1254 462)  (1254 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_28

 (6 6)  (1408 454)  (1408 454)  routing T_27_28.sp4_h_l_47 <X> T_27_28.sp4_v_t_38


LogicTile_31_28

 (4 10)  (1622 458)  (1622 458)  routing T_31_28.sp4_v_b_6 <X> T_31_28.sp4_v_t_43


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_2_27

 (4 15)  (76 447)  (76 447)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_l_44


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_2_26

 (19 4)  (91 420)  (91 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_26

 (6 0)  (552 416)  (552 416)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_v_b_0
 (5 1)  (551 417)  (551 417)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_v_b_0
 (5 4)  (551 420)  (551 420)  routing T_11_26.sp4_v_t_38 <X> T_11_26.sp4_h_r_3


LogicTile_13_26

 (6 0)  (660 416)  (660 416)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (5 1)  (659 417)  (659 417)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0


LogicTile_14_26

 (14 4)  (722 420)  (722 420)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g1_0
 (14 5)  (722 421)  (722 421)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g1_0
 (16 5)  (724 421)  (724 421)  routing T_14_26.sp4_v_b_8 <X> T_14_26.lc_trk_g1_0
 (17 5)  (725 421)  (725 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (17 6)  (725 422)  (725 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 8)  (734 424)  (734 424)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (43 8)  (751 424)  (751 424)  LC_4 Logic Functioning bit
 (16 9)  (724 425)  (724 425)  routing T_14_26.sp12_v_b_8 <X> T_14_26.lc_trk_g2_0
 (17 9)  (725 425)  (725 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (735 425)  (735 425)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (38 9)  (746 425)  (746 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (40 9)  (748 425)  (748 425)  LC_4 Logic Functioning bit
 (42 9)  (750 425)  (750 425)  LC_4 Logic Functioning bit
 (53 9)  (761 425)  (761 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (733 426)  (733 426)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (28 10)  (736 426)  (736 426)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 426)  (738 426)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 426)  (741 426)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (38 10)  (746 426)  (746 426)  LC_5 Logic Functioning bit
 (39 10)  (747 426)  (747 426)  LC_5 Logic Functioning bit
 (41 10)  (749 426)  (749 426)  LC_5 Logic Functioning bit
 (43 10)  (751 426)  (751 426)  LC_5 Logic Functioning bit
 (46 10)  (754 426)  (754 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (730 427)  (730 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 427)  (731 427)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (24 11)  (732 427)  (732 427)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (27 11)  (735 427)  (735 427)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 427)  (737 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 427)  (738 427)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 427)  (740 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 427)  (741 427)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_5
 (34 11)  (742 427)  (742 427)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_5
 (37 11)  (745 427)  (745 427)  LC_5 Logic Functioning bit
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (40 11)  (748 427)  (748 427)  LC_5 Logic Functioning bit
 (41 11)  (749 427)  (749 427)  LC_5 Logic Functioning bit
 (42 11)  (750 427)  (750 427)  LC_5 Logic Functioning bit
 (14 13)  (722 429)  (722 429)  routing T_14_26.sp4_r_v_b_40 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 14)  (736 430)  (736 430)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 430)  (738 430)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 430)  (741 430)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 430)  (744 430)  LC_7 Logic Functioning bit
 (37 14)  (745 430)  (745 430)  LC_7 Logic Functioning bit
 (38 14)  (746 430)  (746 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (43 14)  (751 430)  (751 430)  LC_7 Logic Functioning bit
 (47 14)  (755 430)  (755 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (735 431)  (735 431)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 431)  (738 431)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 431)  (740 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 431)  (741 431)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_7
 (34 15)  (742 431)  (742 431)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_7
 (37 15)  (745 431)  (745 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit
 (40 15)  (748 431)  (748 431)  LC_7 Logic Functioning bit
 (42 15)  (750 431)  (750 431)  LC_7 Logic Functioning bit
 (43 15)  (751 431)  (751 431)  LC_7 Logic Functioning bit


LogicTile_15_26

 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (5 5)  (767 421)  (767 421)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9
 (5 13)  (767 429)  (767 429)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9


LogicTile_16_26

 (12 3)  (828 419)  (828 419)  routing T_16_26.sp4_h_l_39 <X> T_16_26.sp4_v_t_39


LogicTile_22_26

 (2 14)  (1146 430)  (1146 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_26

 (6 6)  (1312 422)  (1312 422)  routing T_25_26.sp4_h_l_47 <X> T_25_26.sp4_v_t_38


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25

 (19 15)  (511 415)  (511 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_25



LogicTile_12_25

 (2 0)  (602 400)  (602 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_25

 (4 4)  (658 404)  (658 404)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_3
 (5 5)  (659 405)  (659 405)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_3


LogicTile_14_25

 (16 7)  (724 407)  (724 407)  routing T_14_25.sp12_h_r_12 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 11)  (730 411)  (730 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 412)  (731 412)  routing T_14_25.sp12_v_b_11 <X> T_14_25.lc_trk_g3_3
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 412)  (742 412)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 412)  (743 412)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 413)  (735 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 413)  (741 413)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (35 13)  (743 413)  (743 413)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (40 13)  (748 413)  (748 413)  LC_6 Logic Functioning bit
 (43 13)  (751 413)  (751 413)  LC_6 Logic Functioning bit
 (46 13)  (754 413)  (754 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_15_25

 (12 7)  (774 407)  (774 407)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_t_40
 (13 8)  (775 408)  (775 408)  routing T_15_25.sp4_v_t_45 <X> T_15_25.sp4_v_b_8
 (11 12)  (773 412)  (773 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (13 12)  (775 412)  (775 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (12 13)  (774 413)  (774 413)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11


LogicTile_16_25



LogicTile_17_25

 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_l_36 <X> T_17_25.sp4_v_t_36


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_24

 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 384)  (739 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (40 1)  (748 385)  (748 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (51 1)  (759 385)  (759 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (735 386)  (735 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 386)  (739 386)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (47 2)  (755 386)  (755 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (726 387)  (726 387)  routing T_14_24.sp4_r_v_b_29 <X> T_14_24.lc_trk_g0_5
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 389)  (729 389)  routing T_14_24.sp4_r_v_b_27 <X> T_14_24.lc_trk_g1_3
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (18 7)  (726 391)  (726 391)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 393)  (726 393)  routing T_14_24.sp4_r_v_b_33 <X> T_14_24.lc_trk_g2_1
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (724 399)  (724 399)  routing T_14_24.sp12_v_b_12 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_15_24

 (3 11)  (765 395)  (765 395)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_l_22
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24

 (3 13)  (1093 397)  (1093 397)  routing T_21_24.sp12_h_l_22 <X> T_21_24.sp12_h_r_1


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (2 6)  (1458 390)  (1458 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (5 11)  (1623 395)  (1623 395)  routing T_31_24.sp4_h_l_43 <X> T_31_24.sp4_v_t_43


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


LogicTile_9_23

 (19 15)  (457 383)  (457 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_23

 (2 0)  (548 368)  (548 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (554 377)  (554 377)  routing T_11_23.sp4_h_r_7 <X> T_11_23.sp4_v_b_7


LogicTile_12_23

 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (604 372)  (604 372)  routing T_12_23.sp4_h_l_38 <X> T_12_23.sp4_v_b_3
 (5 5)  (605 373)  (605 373)  routing T_12_23.sp4_h_l_38 <X> T_12_23.sp4_v_b_3


LogicTile_13_23

 (10 5)  (664 373)  (664 373)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_v_b_4


LogicTile_14_23

 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (11 12)  (719 380)  (719 380)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11
 (13 12)  (721 380)  (721 380)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (12 13)  (720 381)  (720 381)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11


LogicTile_15_23

 (8 9)  (770 377)  (770 377)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_7
 (9 9)  (771 377)  (771 377)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_7


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (5 0)  (551 352)  (551 352)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (4 1)  (550 353)  (550 353)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_3


LogicTile_13_22

 (0 0)  (654 352)  (654 352)  Negative Clock bit

 (4 0)  (658 352)  (658 352)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_v_b_0
 (15 0)  (669 352)  (669 352)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g0_1
 (16 0)  (670 352)  (670 352)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g0_1
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_2 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (669 354)  (669 354)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g0_5
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (48 3)  (702 355)  (702 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (25 10)  (679 362)  (679 362)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g2_6
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 364)  (689 364)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_6
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (40 12)  (694 364)  (694 364)  LC_6 Logic Functioning bit
 (42 12)  (696 364)  (696 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (52 12)  (706 364)  (706 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 365)  (687 365)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_6
 (35 13)  (689 365)  (689 365)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_6
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (41 13)  (695 365)  (695 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (43 13)  (697 365)  (697 365)  LC_6 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_22

 (0 0)  (708 352)  (708 352)  Negative Clock bit

 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0
 (31 1)  (739 353)  (739 353)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_2 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 4)  (722 356)  (722 356)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 8)  (721 360)  (721 360)  routing T_14_22.sp4_v_t_45 <X> T_14_22.sp4_v_b_8
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 364)  (742 364)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (48 13)  (756 365)  (756 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 366)  (708 366)  routing T_14_22.glb_netwk_4 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_22

 (4 0)  (766 352)  (766 352)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_0
 (5 1)  (767 353)  (767 353)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_0
 (11 6)  (773 358)  (773 358)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_t_40


LogicTile_16_22

 (19 6)  (835 358)  (835 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_22

 (19 6)  (947 358)  (947 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_28_22

 (19 6)  (1475 358)  (1475 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_12_21

 (0 0)  (600 336)  (600 336)  Negative Clock bit

 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.input_2_0
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (52 0)  (652 336)  (652 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (614 337)  (614 337)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (44 1)  (644 337)  (644 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_2 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.bnr_op_4 <X> T_12_21.lc_trk_g0_4
 (25 2)  (625 338)  (625 338)  routing T_12_21.bnr_op_6 <X> T_12_21.lc_trk_g0_6
 (14 3)  (614 339)  (614 339)  routing T_12_21.bnr_op_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.bnr_op_6 <X> T_12_21.lc_trk_g0_6
 (14 4)  (614 340)  (614 340)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (25 7)  (625 343)  (625 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (15 8)  (615 344)  (615 344)  routing T_12_21.rgt_op_1 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 344)  (618 344)  routing T_12_21.rgt_op_1 <X> T_12_21.lc_trk_g2_1
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (46 8)  (646 344)  (646 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (626 345)  (626 345)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (41 9)  (641 345)  (641 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (48 9)  (648 345)  (648 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 350)  (614 350)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_13_21

 (0 0)  (654 336)  (654 336)  Negative Clock bit

 (15 0)  (669 336)  (669 336)  routing T_13_21.bot_op_1 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (679 336)  (679 336)  routing T_13_21.wire_logic_cluster/lc_2/out <X> T_13_21.lc_trk_g0_2
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_2 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 338)  (684 338)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 338)  (689 338)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_1
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (15 3)  (669 339)  (669 339)  routing T_13_21.bot_op_4 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 339)  (678 339)  routing T_13_21.top_op_6 <X> T_13_21.lc_trk_g0_6
 (25 3)  (679 339)  (679 339)  routing T_13_21.top_op_6 <X> T_13_21.lc_trk_g0_6
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 339)  (688 339)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_1
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (21 4)  (675 340)  (675 340)  routing T_13_21.lft_op_3 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.lft_op_3 <X> T_13_21.lc_trk_g1_3
 (26 4)  (680 340)  (680 340)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (42 4)  (696 340)  (696 340)  LC_2 Logic Functioning bit
 (50 4)  (704 340)  (704 340)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 341)  (669 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (16 5)  (670 341)  (670 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (14 6)  (668 342)  (668 342)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g1_4
 (21 6)  (675 342)  (675 342)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 342)  (679 342)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g1_6
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (14 7)  (668 343)  (668 343)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 343)  (679 343)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g1_6
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (52 7)  (706 343)  (706 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (668 344)  (668 344)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g2_0
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 344)  (684 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (50 8)  (704 344)  (704 344)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (681 345)  (681 345)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 345)  (682 345)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g2_5
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (48 10)  (702 346)  (702 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (704 346)  (704 346)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (44 11)  (698 347)  (698 347)  LC_5 Logic Functioning bit
 (11 12)  (665 348)  (665 348)  routing T_13_21.sp4_v_t_38 <X> T_13_21.sp4_v_b_11
 (13 12)  (667 348)  (667 348)  routing T_13_21.sp4_v_t_38 <X> T_13_21.sp4_v_b_11
 (16 12)  (670 348)  (670 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (21 12)  (675 348)  (675 348)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g3_3
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 349)  (681 349)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 349)  (686 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 349)  (687 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_6
 (34 13)  (688 349)  (688 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_6
 (35 13)  (689 349)  (689 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_6
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (680 350)  (680 350)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 350)  (681 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (50 14)  (704 350)  (704 350)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 350)  (706 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (41 15)  (695 351)  (695 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit
 (44 15)  (698 351)  (698 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g0_0
 (15 1)  (723 337)  (723 337)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (25 2)  (733 338)  (733 338)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g0_6
 (5 3)  (713 339)  (713 339)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_t_37
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 339)  (733 339)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g0_6
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (52 4)  (760 340)  (760 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 343)  (732 343)  routing T_14_21.top_op_6 <X> T_14_21.lc_trk_g1_6
 (25 7)  (733 343)  (733 343)  routing T_14_21.top_op_6 <X> T_14_21.lc_trk_g1_6
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_r_v_b_32 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 14)  (722 350)  (722 350)  routing T_14_21.bnl_op_4 <X> T_14_21.lc_trk_g3_4
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (46 14)  (754 350)  (754 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (722 351)  (722 351)  routing T_14_21.bnl_op_4 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (13 8)  (775 344)  (775 344)  routing T_15_21.sp4_v_t_45 <X> T_15_21.sp4_v_b_8
 (13 12)  (775 348)  (775 348)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_v_b_11


LogicTile_16_21

 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_h_r_1


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_1
 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_8


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 15)  (1459 351)  (1459 351)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_v_t_22


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (12 13)  (192 333)  (192 333)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_v_b_11


LogicTile_7_20

 (3 14)  (345 334)  (345 334)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22
 (3 15)  (345 335)  (345 335)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22


RAM_Tile_8_20

 (11 15)  (407 335)  (407 335)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_h_l_46


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_20

 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (52 4)  (598 324)  (598 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (0 6)  (546 326)  (546 326)  routing T_11_20.glb_netwk_2 <X> T_11_20.glb2local_0
 (1 6)  (547 326)  (547 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 12)  (567 332)  (567 332)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g3_3
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 334)  (586 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (47 14)  (593 334)  (593 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (40 15)  (586 335)  (586 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit
 (47 15)  (593 335)  (593 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_20

 (0 0)  (600 320)  (600 320)  Negative Clock bit

 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g0_1
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_2 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (621 322)  (621 322)  routing T_12_20.bnr_op_7 <X> T_12_20.lc_trk_g0_7
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (47 2)  (647 322)  (647 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (21 3)  (621 323)  (621 323)  routing T_12_20.bnr_op_7 <X> T_12_20.lc_trk_g0_7
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 323)  (623 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (25 3)  (625 323)  (625 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (44 3)  (644 323)  (644 323)  LC_1 Logic Functioning bit
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (15 5)  (615 325)  (615 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (14 6)  (614 326)  (614 326)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g1_4
 (25 6)  (625 326)  (625 326)  routing T_12_20.bnr_op_6 <X> T_12_20.lc_trk_g1_6
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 327)  (625 327)  routing T_12_20.bnr_op_6 <X> T_12_20.lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_3
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (25 10)  (625 330)  (625 330)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (52 10)  (652 330)  (652 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g3_5
 (21 14)  (621 334)  (621 334)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g3_7
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 334)  (624 334)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g3_7


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_r_v_b_32 <X> T_13_20.lc_trk_g0_3
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_2 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (668 322)  (668 322)  routing T_13_20.lft_op_4 <X> T_13_20.lc_trk_g0_4
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.bot_op_7 <X> T_13_20.lc_trk_g0_7
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 323)  (669 323)  routing T_13_20.lft_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (44 3)  (698 323)  (698 323)  LC_1 Logic Functioning bit
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (12 4)  (666 324)  (666 324)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 5)  (667 325)  (667 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (14 5)  (668 325)  (668 325)  routing T_13_20.top_op_0 <X> T_13_20.lc_trk_g1_0
 (15 5)  (669 325)  (669 325)  routing T_13_20.top_op_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp12_v_b_16 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp12_v_b_16 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (14 10)  (668 330)  (668 330)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (25 10)  (679 330)  (679 330)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g2_6
 (15 11)  (669 331)  (669 331)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g3_1
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 333)  (677 333)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g3_2
 (24 13)  (678 333)  (678 333)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g3_2
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.tnr_op_7 <X> T_13_20.lc_trk_g3_7
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_r_v_b_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (14 0)  (722 320)  (722 320)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g0_2
 (15 1)  (723 321)  (723 321)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_2 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 323)  (729 323)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (15 4)  (723 324)  (723 324)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g1_1
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (46 4)  (754 324)  (754 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.input_2_2
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (14 6)  (722 326)  (722 326)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g1_4
 (15 6)  (723 326)  (723 326)  routing T_14_20.bot_op_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (723 327)  (723 327)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (722 329)  (722 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (729 329)  (729 329)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 329)  (741 329)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (14 10)  (722 330)  (722 330)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g2_5
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g2_6
 (14 11)  (722 331)  (722 331)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (726 331)  (726 331)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g2_5
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (53 13)  (761 333)  (761 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (46 14)  (754 334)  (754 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 322)  (777 322)  routing T_15_20.bot_op_5 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g1_3
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (21 5)  (783 325)  (783 325)  routing T_15_20.sp4_h_r_3 <X> T_15_20.lc_trk_g1_3
 (15 8)  (777 328)  (777 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 332)  (797 332)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_r_v_b_43 <X> T_15_20.lc_trk_g3_3
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 333)  (795 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (34 13)  (796 333)  (796 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (44 13)  (806 333)  (806 333)  LC_6 Logic Functioning bit
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5


LogicTile_16_20

 (21 4)  (837 324)  (837 324)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (52 6)  (868 326)  (868 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (25 8)  (841 328)  (841 328)  routing T_16_20.bnl_op_2 <X> T_16_20.lc_trk_g2_2
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.bnl_op_2 <X> T_16_20.lc_trk_g2_2
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (14 12)  (830 332)  (830 332)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp12_v_b_19 <X> T_16_20.lc_trk_g3_3
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (50 12)  (866 332)  (866 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (15 13)  (831 333)  (831 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp12_v_b_19 <X> T_16_20.lc_trk_g3_3
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.bnl_op_5 <X> T_16_20.lc_trk_g3_5
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (50 14)  (866 334)  (866 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 335)  (830 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (834 335)  (834 335)  routing T_16_20.bnl_op_5 <X> T_16_20.lc_trk_g3_5
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (46 15)  (862 335)  (862 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_20

 (19 0)  (893 320)  (893 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_20_20

 (3 13)  (1039 333)  (1039 333)  routing T_20_20.sp12_h_l_22 <X> T_20_20.sp12_h_r_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


LogicTile_32_20

 (3 15)  (1675 335)  (1675 335)  routing T_32_20.sp12_h_l_22 <X> T_32_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_2_19

 (3 6)  (75 310)  (75 310)  routing T_2_19.sp12_h_r_0 <X> T_2_19.sp12_v_t_23
 (3 7)  (75 311)  (75 311)  routing T_2_19.sp12_h_r_0 <X> T_2_19.sp12_v_t_23


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 4)  (550 308)  (550 308)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_v_b_3
 (6 4)  (552 308)  (552 308)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_v_b_3


LogicTile_12_19

 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (47 6)  (647 310)  (647 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (6 8)  (606 312)  (606 312)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_v_b_6
 (14 8)  (614 312)  (614 312)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (5 9)  (605 313)  (605 313)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_v_b_6
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (14 9)  (614 313)  (614 313)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g2_7
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp4_r_v_b_37 <X> T_12_19.lc_trk_g2_5
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (15 0)  (669 304)  (669 304)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (668 305)  (668 305)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_2 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_r_v_b_31 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (46 3)  (700 307)  (700 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (669 308)  (669 308)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (668 309)  (668 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (15 5)  (669 309)  (669 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g1_1
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (11 10)  (665 314)  (665 314)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.tnr_op_7 <X> T_13_19.lc_trk_g2_7
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 318)  (675 318)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (14 15)  (668 319)  (668 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (15 15)  (669 319)  (669 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.tnr_op_6 <X> T_13_19.lc_trk_g3_6
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (44 15)  (698 319)  (698 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (8 0)  (716 304)  (716 304)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_r_1
 (9 0)  (717 304)  (717 304)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_r_1
 (10 0)  (718 304)  (718 304)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_r_1
 (3 2)  (711 306)  (711 306)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_l_23
 (15 2)  (723 306)  (723 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (21 2)  (729 306)  (729 306)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g0_7
 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (14 3)  (722 307)  (722 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g0_7
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (52 4)  (760 308)  (760 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (21 6)  (729 310)  (729 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (15 8)  (723 312)  (723 312)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (726 313)  (726 313)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g2_1
 (8 10)  (716 314)  (716 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (10 10)  (718 314)  (718 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_5
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.input_2_6
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (51 12)  (759 316)  (759 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (10 15)  (718 319)  (718 319)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_t_47
 (15 15)  (723 319)  (723 319)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g0_1
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 306)  (797 306)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_1
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 307)  (795 307)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_1
 (34 3)  (796 307)  (796 307)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_1
 (35 3)  (797 307)  (797 307)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_1
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (48 3)  (810 307)  (810 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (6 4)  (768 308)  (768 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_8 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (15 7)  (777 311)  (777 311)  routing T_15_19.bot_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.tnl_op_2 <X> T_15_19.lc_trk_g2_2
 (25 9)  (787 313)  (787 313)  routing T_15_19.tnl_op_2 <X> T_15_19.lc_trk_g2_2
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 314)  (797 314)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_5
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (44 11)  (806 315)  (806 315)  LC_5 Logic Functioning bit
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp12_v_b_8 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 318)  (787 318)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (15 0)  (831 304)  (831 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (15 2)  (831 306)  (831 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 310)  (816 310)  routing T_16_19.glb_netwk_2 <X> T_16_19.glb2local_0
 (1 6)  (817 310)  (817 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (856 316)  (856 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_1
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (40 4)  (914 308)  (914 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (47 4)  (921 308)  (921 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (21 12)  (895 316)  (895 316)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_h_r_1
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 318)  (899 318)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 319)  (897 319)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6


LogicTile_18_19

 (11 0)  (939 304)  (939 304)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_v_b_2
 (13 0)  (941 304)  (941 304)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_v_b_2
 (4 8)  (932 312)  (932 312)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_v_b_6
 (19 10)  (947 314)  (947 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0


LogicTile_28_19

 (13 13)  (1469 317)  (1469 317)  routing T_28_19.sp4_v_t_43 <X> T_28_19.sp4_h_r_11


LogicTile_29_19

 (3 15)  (1513 319)  (1513 319)  routing T_29_19.sp12_h_l_22 <X> T_29_19.sp12_v_t_22


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_32_19

 (8 8)  (1680 312)  (1680 312)  routing T_32_19.sp4_h_l_46 <X> T_32_19.sp4_h_r_7
 (10 8)  (1682 312)  (1682 312)  routing T_32_19.sp4_h_l_46 <X> T_32_19.sp4_h_r_7


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (14 3)  (1740 307)  (1740 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_18

 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_r_0
 (6 1)  (552 289)  (552 289)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_r_0
 (13 9)  (559 297)  (559 297)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_8
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9


LogicTile_12_18

 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 288)  (623 288)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g0_3
 (12 1)  (612 289)  (612 289)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_b_2
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 290)  (615 290)  routing T_12_18.sp4_h_r_21 <X> T_12_18.lc_trk_g0_5
 (16 2)  (616 290)  (616 290)  routing T_12_18.sp4_h_r_21 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.sp4_h_r_21 <X> T_12_18.lc_trk_g0_5
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (51 2)  (651 290)  (651 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (653 290)  (653 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (618 291)  (618 291)  routing T_12_18.sp4_h_r_21 <X> T_12_18.lc_trk_g0_5
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_1
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (2 12)  (602 300)  (602 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (25 0)  (679 288)  (679 288)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g0_2
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g0_2
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g0_7
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g0_7
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_1
 (34 3)  (688 291)  (688 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_1
 (35 3)  (689 291)  (689 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_1
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (12 8)  (666 296)  (666 296)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (11 9)  (665 297)  (665 297)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g2_6
 (5 12)  (659 300)  (659 300)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_r_9
 (10 12)  (664 300)  (664 300)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_h_r_10
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_r_9
 (6 13)  (660 301)  (660 301)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_r_9
 (11 13)  (665 301)  (665 301)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (13 13)  (667 301)  (667 301)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.tnl_op_2 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.tnl_op_2 <X> T_13_18.lc_trk_g3_2


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (14 2)  (722 290)  (722 290)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (15 2)  (723 290)  (723 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (16 2)  (724 290)  (724 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (21 2)  (729 290)  (729 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 290)  (731 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g0_6
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (760 290)  (760 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (723 291)  (723 291)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (726 291)  (726 291)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (21 3)  (729 291)  (729 291)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g0_7
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (47 6)  (755 294)  (755 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (15 10)  (723 298)  (723 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (46 10)  (754 298)  (754 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (47 14)  (755 302)  (755 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_r_v_b_45 <X> T_14_18.lc_trk_g3_5
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_r_v_b_46 <X> T_14_18.lc_trk_g3_6
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (780 289)  (780 289)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g0_1
 (15 4)  (777 292)  (777 292)  routing T_15_18.bot_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g1_6
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_4
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_h_r_33 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_h_r_33 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.sp4_h_r_33 <X> T_15_18.lc_trk_g3_1


LogicTile_17_18

 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_b_2
 (4 6)  (878 294)  (878 294)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_38
 (5 7)  (879 295)  (879 295)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_38
 (5 10)  (879 298)  (879 298)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_43
 (4 11)  (878 299)  (878 299)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_43


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (2 8)  (930 296)  (930 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_8
 (3 9)  (985 297)  (985 297)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_b_1


LogicTile_20_18

 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_18

 (3 9)  (1201 297)  (1201 297)  routing T_23_18.sp12_h_l_22 <X> T_23_18.sp12_v_b_1


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 2)  (0 274)  (0 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (6 4)  (11 276)  (11 276)  routing T_0_17.span12_horz_13 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 10)  (291 282)  (291 282)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22
 (3 11)  (291 283)  (291 283)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22


RAM_Tile_8_17

 (3 1)  (399 273)  (399 273)  routing T_8_17.sp12_h_l_23 <X> T_8_17.sp12_v_b_0
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_17

 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (46 1)  (592 273)  (592 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (47 2)  (593 274)  (593 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 274)  (596 274)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (13 4)  (559 276)  (559 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (1 6)  (547 278)  (547 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (547 279)  (547 279)  routing T_11_17.glb_netwk_4 <X> T_11_17.glb2local_0
 (6 8)  (552 280)  (552 280)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_6
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 0)  (615 272)  (615 272)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g0_1
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.sp4_v_b_2 <X> T_12_17.lc_trk_g0_2
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_0
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (51 0)  (651 272)  (651 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_r_v_b_32 <X> T_12_17.lc_trk_g0_3
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_v_b_2 <X> T_12_17.lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (51 1)  (651 273)  (651 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (652 273)  (652 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (653 273)  (653 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (616 274)  (616 274)  routing T_12_17.sp4_v_b_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.sp4_v_b_5 <X> T_12_17.lc_trk_g0_5
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (16 4)  (616 276)  (616 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (616 277)  (616 277)  routing T_12_17.sp12_h_r_8 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (618 277)  (618 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (48 6)  (648 278)  (648 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (14 8)  (614 280)  (614 280)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (15 9)  (615 281)  (615 281)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 12)  (614 284)  (614 284)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g3_0
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (619 285)  (619 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (14 14)  (614 286)  (614 286)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (15 15)  (615 287)  (615 287)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_13_17

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_0
 (14 0)  (668 272)  (668 272)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g0_0
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (15 1)  (669 273)  (669 273)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g0_1
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (52 1)  (706 273)  (706 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (675 276)  (675 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (14 6)  (668 278)  (668 278)  routing T_13_17.sp4_v_b_4 <X> T_13_17.lc_trk_g1_4
 (25 6)  (679 278)  (679 278)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_v_b_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_3
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (48 7)  (702 279)  (702 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 280)  (668 280)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (15 8)  (669 280)  (669 280)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (15 9)  (669 281)  (669 281)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (672 281)  (672 281)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (48 9)  (702 281)  (702 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (675 282)  (675 282)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (675 283)  (675 283)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g2_7
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 286)  (675 286)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (51 14)  (705 286)  (705 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (707 286)  (707 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_17

 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (48 0)  (756 272)  (756 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (44 1)  (752 273)  (752 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 274)  (711 274)  routing T_14_17.sp12_v_t_23 <X> T_14_17.sp12_h_l_23
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 277)  (729 277)  routing T_14_17.sp4_r_v_b_27 <X> T_14_17.lc_trk_g1_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (44 13)  (752 285)  (752 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 286)  (733 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_17

 (4 0)  (766 272)  (766 272)  routing T_15_17.sp4_h_l_37 <X> T_15_17.sp4_v_b_0
 (5 1)  (767 273)  (767 273)  routing T_15_17.sp4_h_l_37 <X> T_15_17.sp4_v_b_0
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_4
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g2_1
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_v_b_42 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_v_b_42 <X> T_15_17.lc_trk_g2_2
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (52 12)  (814 284)  (814 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_7
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (52 14)  (814 286)  (814 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_h_r_30 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_7
 (34 15)  (796 287)  (796 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (44 15)  (806 287)  (806 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23


LogicTile_17_17

 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_v_b_8
 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_l_43
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_l_43
 (6 11)  (880 283)  (880 283)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_l_43
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_9
 (6 12)  (880 284)  (880 284)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_9
 (11 14)  (885 286)  (885 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (13 14)  (887 286)  (887 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (12 15)  (886 287)  (886 287)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46


LogicTile_18_17

 (2 0)  (930 272)  (930 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 2)  (947 274)  (947 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_17

 (8 5)  (990 277)  (990 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (10 5)  (992 277)  (992 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_46
 (13 15)  (995 287)  (995 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_46


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (3 4)  (1513 276)  (1513 276)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_r_0
 (3 5)  (1513 277)  (1513 277)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (1734 278)  (1734 278)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (8 7)  (1734 279)  (1734 279)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (6 4)  (11 260)  (11 260)  routing T_0_16.span4_horz_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span4_horz_5 <X> T_0_16.lc_trk_g0_5
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (12 6)  (192 262)  (192 262)  routing T_4_16.sp4_v_t_46 <X> T_4_16.sp4_h_l_40
 (11 7)  (191 263)  (191 263)  routing T_4_16.sp4_v_t_46 <X> T_4_16.sp4_h_l_40
 (13 7)  (193 263)  (193 263)  routing T_4_16.sp4_v_t_46 <X> T_4_16.sp4_h_l_40


LogicTile_10_16

 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (8 4)  (554 260)  (554 260)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_h_r_4
 (9 4)  (555 260)  (555 260)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_h_r_4
 (14 4)  (560 260)  (560 260)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g1_0
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (15 5)  (561 261)  (561 261)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g1_0
 (16 5)  (562 261)  (562 261)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (567 261)  (567 261)  routing T_11_16.sp4_r_v_b_27 <X> T_11_16.lc_trk_g1_3
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 264)  (581 264)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (52 8)  (598 264)  (598 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (44 9)  (590 265)  (590 265)  LC_4 Logic Functioning bit
 (51 9)  (597 265)  (597 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (561 266)  (561 266)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g2_5
 (25 10)  (571 266)  (571 266)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (52 10)  (598 266)  (598 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (34 11)  (580 267)  (580 267)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (44 11)  (590 267)  (590 267)  LC_5 Logic Functioning bit
 (25 12)  (571 268)  (571 268)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g3_2
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 269)  (569 269)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g3_2
 (24 13)  (570 269)  (570 269)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g3_2
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g3_5
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_16

 (12 0)  (612 256)  (612 256)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (21 0)  (621 256)  (621 256)  routing T_12_16.bnr_op_3 <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (11 1)  (611 257)  (611 257)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (13 1)  (613 257)  (613 257)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (14 1)  (614 257)  (614 257)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g0_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (621 257)  (621 257)  routing T_12_16.bnr_op_3 <X> T_12_16.lc_trk_g0_3
 (15 3)  (615 259)  (615 259)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.input_2_2
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (608 263)  (608 263)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_v_t_41
 (9 7)  (609 263)  (609 263)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_v_t_41
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (51 7)  (651 263)  (651 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (614 264)  (614 264)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g2_0
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.tnr_op_3 <X> T_12_16.lc_trk_g2_3
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_4
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 265)  (633 265)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_4
 (14 10)  (614 266)  (614 266)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g2_4
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g2_5
 (25 10)  (625 266)  (625 266)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g2_6
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 267)  (614 267)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 267)  (618 267)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g2_5
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3


LogicTile_13_16

 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (702 256)  (702 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (707 256)  (707 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (51 1)  (705 257)  (705 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (0 4)  (654 260)  (654 260)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_5
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (14 7)  (668 263)  (668 263)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g1_4
 (15 7)  (669 263)  (669 263)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 263)  (675 263)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g1_6
 (8 9)  (662 265)  (662 265)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_b_7
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.sp4_r_v_b_34 <X> T_13_16.lc_trk_g2_2
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (663 270)  (663 270)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_l_47
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 258)  (723 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (46 2)  (754 258)  (754 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (761 258)  (761 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (16 6)  (724 262)  (724 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g1_6
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (14 10)  (722 266)  (722 266)  routing T_14_16.bnl_op_4 <X> T_14_16.lc_trk_g2_4
 (14 11)  (722 267)  (722 267)  routing T_14_16.bnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (46 12)  (754 268)  (754 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_6
 (35 13)  (743 269)  (743 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_6
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 270)  (733 270)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g3_6
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (15 4)  (777 260)  (777 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (16 4)  (778 260)  (778 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 260)  (780 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (18 5)  (780 261)  (780 261)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (18 7)  (780 263)  (780 263)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g1_5
 (11 11)  (773 267)  (773 267)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_h_l_45
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (796 269)  (796 269)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_16

 (13 4)  (829 260)  (829 260)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5
 (12 5)  (828 261)  (828 261)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp12_h_r_11 <X> T_17_16.lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (47 1)  (921 257)  (921 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (27 8)  (901 264)  (901 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (42 8)  (916 264)  (916 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (48 9)  (922 265)  (922 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 270)  (888 270)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g3_4
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (8 6)  (936 262)  (936 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (9 6)  (937 262)  (937 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (4 8)  (932 264)  (932 264)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_v_b_6
 (6 8)  (934 264)  (934 264)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_v_b_6
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_5
 (6 8)  (988 264)  (988 264)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_6
 (10 13)  (992 269)  (992 269)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_10


LogicTile_20_16

 (2 0)  (1038 256)  (1038 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_v_t_23 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 260)  (1734 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_10_15

 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (511 244)  (511 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_15

 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 240)  (576 240)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (46 0)  (592 240)  (592 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (560 241)  (560 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (15 1)  (561 241)  (561 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (16 1)  (562 241)  (562 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (52 1)  (598 241)  (598 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (599 241)  (599 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 243)  (564 243)  routing T_11_15.sp4_r_v_b_29 <X> T_11_15.lc_trk_g0_5
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp12_h_r_8 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (15 7)  (561 247)  (561 247)  routing T_11_15.bot_op_4 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (8 8)  (554 248)  (554 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (9 8)  (555 248)  (555 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (10 8)  (556 248)  (556 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (21 8)  (567 248)  (567 248)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g2_3
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (46 8)  (592 248)  (592 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (46 9)  (592 249)  (592 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (598 249)  (598 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (599 249)  (599 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (572 250)  (572 250)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (46 10)  (592 250)  (592 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (573 251)  (573 251)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (11 12)  (557 252)  (557 252)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_b_11
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (50 12)  (596 252)  (596 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 254)  (560 254)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g3_4
 (15 15)  (561 255)  (561 255)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_15

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (50 1)  (650 241)  (650 241)  Carry_In_Mux bit 

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g1_3
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (15 5)  (615 245)  (615 245)  routing T_12_15.bot_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (19 5)  (619 245)  (619 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (15 7)  (615 247)  (615 247)  routing T_12_15.bot_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (12 8)  (612 248)  (612 248)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_r_8
 (14 8)  (614 248)  (614 248)  routing T_12_15.sp4_v_b_24 <X> T_12_15.lc_trk_g2_0
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (16 9)  (616 249)  (616 249)  routing T_12_15.sp4_v_b_24 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (25 9)  (625 249)  (625 249)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (48 9)  (648 249)  (648 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (11 12)  (611 252)  (611 252)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_v_b_11
 (13 12)  (613 252)  (613 252)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_v_b_11
 (21 12)  (621 252)  (621 252)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (51 12)  (651 252)  (651 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (21 0)  (675 240)  (675 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (8 1)  (662 241)  (662 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (9 1)  (663 241)  (663 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (10 1)  (664 241)  (664 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.bot_op_7 <X> T_13_15.lc_trk_g0_7
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (47 4)  (701 244)  (701 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (702 244)  (702 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (13 5)  (667 245)  (667 245)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_r_5
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (51 5)  (705 245)  (705 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (665 246)  (665 246)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_v_t_40
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (660 247)  (660 247)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_38
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 247)  (675 247)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.bot_op_6 <X> T_13_15.lc_trk_g1_6
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (5 8)  (659 248)  (659 248)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_h_r_6
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (21 8)  (675 248)  (675 248)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.input_2_4
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (705 248)  (705 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (658 249)  (658 249)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_h_r_6
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (675 249)  (675 249)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g2_3
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (667 250)  (667 250)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_45
 (14 10)  (668 250)  (668 250)  routing T_13_15.bnl_op_4 <X> T_13_15.lc_trk_g2_4
 (15 10)  (669 250)  (669 250)  routing T_13_15.tnl_op_5 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (12 11)  (666 251)  (666 251)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_45
 (14 11)  (668 251)  (668 251)  routing T_13_15.bnl_op_4 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.tnl_op_5 <X> T_13_15.lc_trk_g2_5
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (8 12)  (662 252)  (662 252)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_h_r_10
 (10 12)  (664 252)  (664 252)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_h_r_10
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g3_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (667 253)  (667 253)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_h_r_11
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 254)  (668 254)  routing T_13_15.bnl_op_4 <X> T_13_15.lc_trk_g3_4
 (21 14)  (675 254)  (675 254)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 254)  (689 254)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_7
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (46 14)  (700 254)  (700 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (668 255)  (668 255)  routing T_13_15.bnl_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 255)  (689 255)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit
 (44 15)  (698 255)  (698 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (15 0)  (723 240)  (723 240)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (733 240)  (733 240)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g0_2
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_0
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (51 0)  (759 240)  (759 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (726 241)  (726 241)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_h_l_10 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_h_l_10 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_h_l_10 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_1
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp4_h_l_10 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 243)  (742 243)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_1
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 244)  (722 244)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (21 4)  (729 244)  (729 244)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g1_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_2
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g1_3
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_2
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (1 6)  (709 246)  (709 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (733 246)  (733 246)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (709 247)  (709 247)  routing T_14_15.glb_netwk_4 <X> T_14_15.glb2local_0
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_v_b_1
 (14 8)  (722 248)  (722 248)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g2_0
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g2_1
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 248)  (759 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp12_v_t_12 <X> T_14_15.lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_v_b_24 <X> T_14_15.lc_trk_g3_0
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_v_t_12 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.sp4_v_t_12 <X> T_14_15.lc_trk_g3_1
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_v_b_24 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (21 15)  (729 255)  (729 255)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g3_7
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.tnr_op_6 <X> T_14_15.lc_trk_g3_6
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (46 15)  (754 255)  (754 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_15

 (5 5)  (767 245)  (767 245)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_b_3
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_b_11


LogicTile_16_15

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp12_h_r_12 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (14 12)  (830 252)  (830 252)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (835 255)  (835 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (11 0)  (885 240)  (885 240)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_b_2
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_6
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_r_6
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (48 9)  (922 249)  (922 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (892 251)  (892 251)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (21 11)  (895 251)  (895 251)  routing T_17_15.sp4_r_v_b_39 <X> T_17_15.lc_trk_g2_7
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (2 8)  (930 248)  (930 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (941 248)  (941 248)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_v_b_8
 (12 10)  (940 250)  (940 250)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (11 11)  (939 251)  (939 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (13 11)  (941 251)  (941 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (9 13)  (937 253)  (937 253)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_10
 (10 13)  (938 253)  (938 253)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_10
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_v_t_23 <X> T_22_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (6 0)  (552 224)  (552 224)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_v_b_0
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (53 0)  (599 224)  (599 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (551 225)  (551 225)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_v_b_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (26 2)  (572 226)  (572 226)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (21 4)  (567 228)  (567 228)  routing T_11_14.wire_logic_cluster/lc_3/out <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 229)  (560 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (53 5)  (599 229)  (599 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (561 230)  (561 230)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 230)  (581 230)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_3
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (53 6)  (599 230)  (599 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (15 7)  (561 231)  (561 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (564 231)  (564 231)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 231)  (569 231)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g1_6
 (24 7)  (570 231)  (570 231)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g1_6
 (25 7)  (571 231)  (571 231)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g1_6
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_3
 (53 7)  (599 231)  (599 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (50 8)  (596 232)  (596 232)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (52 9)  (598 233)  (598 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (599 233)  (599 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (550 234)  (550 234)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_v_t_43
 (14 10)  (560 234)  (560 234)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g2_4
 (15 10)  (561 234)  (561 234)  routing T_11_14.tnr_op_5 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 234)  (569 234)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g2_7
 (24 10)  (570 234)  (570 234)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g2_7
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (50 10)  (596 234)  (596 234)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (551 235)  (551 235)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_v_t_43
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 235)  (567 235)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g2_7
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (14 12)  (560 236)  (560 236)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g3_0
 (15 12)  (561 236)  (561 236)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (567 236)  (567 236)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g3_3
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (15 13)  (561 237)  (561 237)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (48 13)  (594 237)  (594 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 237)  (597 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (599 237)  (599 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (560 238)  (560 238)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g3_4
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 238)  (570 238)  routing T_11_14.tnr_op_7 <X> T_11_14.lc_trk_g3_7
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 238)  (573 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 238)  (574 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 239)  (561 239)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.tnr_op_6 <X> T_11_14.lc_trk_g3_6
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (42 15)  (588 239)  (588 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (13 0)  (613 224)  (613 224)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_v_b_2
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (13 1)  (613 225)  (613 225)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_h_r_2
 (21 1)  (621 225)  (621 225)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g0_3
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g0_2
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.input_2_0
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (51 1)  (651 225)  (651 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 226)  (615 226)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (18 3)  (618 227)  (618 227)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (609 228)  (609 228)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_h_r_4
 (15 4)  (615 228)  (615 228)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (14 5)  (614 229)  (614 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (618 229)  (618 229)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g1_2
 (25 5)  (625 229)  (625 229)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g1_2
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (4 6)  (604 230)  (604 230)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (6 6)  (606 230)  (606 230)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (5 7)  (605 231)  (605 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (14 7)  (614 231)  (614 231)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g1_4
 (15 7)  (615 231)  (615 231)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (614 232)  (614 232)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g2_0
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 232)  (623 232)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g2_3
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 233)  (635 233)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.input_2_4
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (38 9)  (638 233)  (638 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (53 9)  (653 233)  (653 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (615 234)  (615 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_5
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (14 11)  (614 235)  (614 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (15 11)  (615 235)  (615 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_r_v_b_38 <X> T_12_14.lc_trk_g2_6
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 235)  (634 235)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_5
 (14 12)  (614 236)  (614 236)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (15 13)  (615 237)  (615 237)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_r_v_b_43 <X> T_12_14.lc_trk_g3_3
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (15 14)  (615 238)  (615 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_13_14

 (11 0)  (665 224)  (665 224)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_2
 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_v_b_2 <X> T_13_14.lc_trk_g0_2
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (12 1)  (666 225)  (666 225)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_2
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_v_b_2 <X> T_13_14.lc_trk_g0_2
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (8 2)  (662 226)  (662 226)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_l_36
 (9 2)  (663 226)  (663 226)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_l_36
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (25 2)  (679 226)  (679 226)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g0_6
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (51 3)  (705 227)  (705 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (10 4)  (664 228)  (664 228)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_r_4
 (14 4)  (668 228)  (668 228)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (15 4)  (669 228)  (669 228)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g1_1
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (663 229)  (663 229)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_v_b_4
 (10 5)  (664 229)  (664 229)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_v_b_4
 (15 5)  (669 229)  (669 229)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (672 229)  (672 229)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g1_1
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g1_2
 (25 5)  (679 229)  (679 229)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g1_2
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (14 6)  (668 230)  (668 230)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 230)  (706 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (669 231)  (669 231)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (51 8)  (705 232)  (705 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 233)  (675 233)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (9 10)  (663 234)  (663 234)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_h_l_42
 (10 10)  (664 234)  (664 234)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_h_l_42
 (15 10)  (669 234)  (669 234)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 234)  (705 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (672 235)  (672 235)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g2_5
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (13 12)  (667 236)  (667 236)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_11
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_6
 (40 12)  (694 236)  (694 236)  LC_6 Logic Functioning bit
 (46 12)  (700 236)  (700 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (705 236)  (705 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (675 237)  (675 237)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 237)  (687 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_6
 (34 13)  (688 237)  (688 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_6
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (46 14)  (700 238)  (700 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 238)  (705 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (675 239)  (675 239)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit
 (53 15)  (707 239)  (707 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_14

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (45 1)  (753 225)  (753 225)  LC_0 Logic Functioning bit
 (50 1)  (758 225)  (758 225)  Carry_In_Mux bit 

 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (45 3)  (753 227)  (753 227)  LC_1 Logic Functioning bit
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (45 5)  (753 229)  (753 229)  LC_2 Logic Functioning bit
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 230)  (733 230)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g1_6
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (44 6)  (752 230)  (752 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (45 7)  (753 231)  (753 231)  LC_3 Logic Functioning bit
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (44 8)  (752 232)  (752 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (8 9)  (716 233)  (716 233)  routing T_14_14.sp4_h_r_7 <X> T_14_14.sp4_v_b_7
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (45 9)  (753 233)  (753 233)  LC_4 Logic Functioning bit
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (44 10)  (752 234)  (752 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (45 11)  (753 235)  (753 235)  LC_5 Logic Functioning bit
 (10 12)  (718 236)  (718 236)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_h_r_10
 (14 12)  (722 236)  (722 236)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g3_0
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (44 12)  (752 236)  (752 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (51 12)  (759 236)  (759 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (45 13)  (753 237)  (753 237)  LC_6 Logic Functioning bit
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (51 14)  (759 238)  (759 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (716 239)  (716 239)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_t_47
 (9 15)  (717 239)  (717 239)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_t_47
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit
 (45 15)  (753 239)  (753 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (14 0)  (776 224)  (776 224)  routing T_15_14.sp4_h_r_8 <X> T_15_14.lc_trk_g0_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (15 1)  (777 225)  (777 225)  routing T_15_14.sp4_h_r_8 <X> T_15_14.lc_trk_g0_0
 (16 1)  (778 225)  (778 225)  routing T_15_14.sp4_h_r_8 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (52 1)  (814 225)  (814 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (767 226)  (767 226)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_h_l_37
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 229)  (762 229)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (25 6)  (787 230)  (787 230)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (821 226)  (821 226)  routing T_16_14.sp4_v_b_0 <X> T_16_14.sp4_h_l_37
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (827 228)  (827 228)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_b_5
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_r_v_b_43 <X> T_16_14.lc_trk_g3_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_r_v_b_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit
 (48 15)  (864 239)  (864 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 224)  (897 224)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g0_3
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (51 5)  (925 229)  (925 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 230)  (888 230)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_v_t_1 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 231)  (899 231)  routing T_17_14.sp4_r_v_b_30 <X> T_17_14.lc_trk_g1_6
 (15 8)  (889 232)  (889 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (48 9)  (922 233)  (922 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (47 11)  (921 235)  (921 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (9 13)  (883 237)  (883 237)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_v_b_10
 (10 13)  (884 237)  (884 237)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_v_b_10
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 238)  (889 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 228)  (942 228)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g1_0
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (14 5)  (942 229)  (942 229)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g1_0
 (15 5)  (943 229)  (943 229)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_v_b_21 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_v_b_21 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.sp4_r_v_b_30 <X> T_18_14.lc_trk_g1_6
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (46 8)  (974 232)  (974 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (12 10)  (940 234)  (940 234)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_45
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (11 11)  (939 235)  (939 235)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_45
 (13 11)  (941 235)  (941 235)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_45
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp12_v_b_8 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (946 237)  (946 237)  routing T_18_14.sp4_r_v_b_41 <X> T_18_14.lc_trk_g3_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (12 10)  (994 234)  (994 234)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_l_45
 (11 11)  (993 235)  (993 235)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_l_45


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


LogicTile_11_13

 (21 0)  (567 208)  (567 208)  routing T_11_13.sp4_h_r_19 <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 208)  (569 208)  routing T_11_13.sp4_h_r_19 <X> T_11_13.lc_trk_g0_3
 (24 0)  (570 208)  (570 208)  routing T_11_13.sp4_h_r_19 <X> T_11_13.lc_trk_g0_3
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (9 1)  (555 209)  (555 209)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_1
 (10 1)  (556 209)  (556 209)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_1
 (14 1)  (560 209)  (560 209)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g0_0
 (15 1)  (561 209)  (561 209)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g0_0
 (16 1)  (562 209)  (562 209)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (567 209)  (567 209)  routing T_11_13.sp4_h_r_19 <X> T_11_13.lc_trk_g0_3
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_0
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (50 2)  (596 210)  (596 210)  Cascade bit: LH_LC01_inmux02_5

 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (40 4)  (586 212)  (586 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (598 212)  (598 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (560 213)  (560 213)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g1_0
 (15 5)  (561 213)  (561 213)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g1_0
 (16 5)  (562 213)  (562 213)  routing T_11_13.sp4_h_r_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (46 5)  (592 213)  (592 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (594 213)  (594 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 214)  (561 214)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 214)  (567 214)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 214)  (571 214)  routing T_11_13.bnr_op_6 <X> T_11_13.lc_trk_g1_6
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (14 7)  (560 215)  (560 215)  routing T_11_13.sp4_r_v_b_28 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (564 215)  (564 215)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g1_5
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 215)  (571 215)  routing T_11_13.bnr_op_6 <X> T_11_13.lc_trk_g1_6
 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 215)  (579 215)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_3
 (34 7)  (580 215)  (580 215)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_3
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (40 8)  (586 216)  (586 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (46 8)  (592 216)  (592 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 216)  (596 216)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 217)  (560 217)  routing T_11_13.sp4_r_v_b_32 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (564 217)  (564 217)  routing T_11_13.sp4_r_v_b_33 <X> T_11_13.lc_trk_g2_1
 (21 9)  (567 217)  (567 217)  routing T_11_13.sp4_r_v_b_35 <X> T_11_13.lc_trk_g2_3
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (40 9)  (586 217)  (586 217)  LC_4 Logic Functioning bit
 (41 9)  (587 217)  (587 217)  LC_4 Logic Functioning bit
 (47 9)  (593 217)  (593 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (560 218)  (560 218)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (15 10)  (561 218)  (561 218)  routing T_11_13.rgt_op_5 <X> T_11_13.lc_trk_g2_5
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.rgt_op_5 <X> T_11_13.lc_trk_g2_5
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 218)  (569 218)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 218)  (581 218)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.input_2_5
 (15 11)  (561 219)  (561 219)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (567 219)  (567 219)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g2_7
 (28 11)  (574 219)  (574 219)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 219)  (579 219)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.input_2_5
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (15 12)  (561 220)  (561 220)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g3_1
 (16 12)  (562 220)  (562 220)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g3_1
 (25 12)  (571 220)  (571 220)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g3_2
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (42 12)  (588 220)  (588 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (50 12)  (596 220)  (596 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (560 221)  (560 221)  routing T_11_13.sp4_r_v_b_40 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (40 13)  (586 221)  (586 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (14 14)  (560 222)  (560 222)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (25 14)  (571 222)  (571 222)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g3_6
 (26 14)  (572 222)  (572 222)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (40 14)  (586 222)  (586 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (47 14)  (593 222)  (593 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (596 222)  (596 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 222)  (597 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (561 223)  (561 223)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g3_6
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (40 0)  (640 208)  (640 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (46 0)  (646 208)  (646 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (615 209)  (615 209)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (621 209)  (621 209)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (46 1)  (646 209)  (646 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 210)  (625 210)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g0_6
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g0_6
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (14 4)  (614 212)  (614 212)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g1_0
 (21 4)  (621 212)  (621 212)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g1_3
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (15 6)  (615 214)  (615 214)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (46 6)  (646 214)  (646 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 215)  (614 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (15 7)  (615 215)  (615 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 215)  (618 215)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.bot_op_6 <X> T_12_13.lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (46 7)  (646 215)  (646 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (603 216)  (603 216)  routing T_12_13.sp12_v_t_22 <X> T_12_13.sp12_v_b_1
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp12_v_b_8 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (14 10)  (614 218)  (614 218)  routing T_12_13.sp4_v_t_17 <X> T_12_13.lc_trk_g2_4
 (15 10)  (615 218)  (615 218)  routing T_12_13.tnl_op_5 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.tnr_op_7 <X> T_12_13.lc_trk_g2_7
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_v_t_17 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (618 219)  (618 219)  routing T_12_13.tnl_op_5 <X> T_12_13.lc_trk_g2_5
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.tnr_op_6 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 219)  (630 219)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (16 12)  (616 220)  (616 220)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g3_1
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g3_1
 (21 12)  (621 220)  (621 220)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (618 221)  (618 221)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g3_1
 (21 13)  (621 221)  (621 221)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (14 14)  (614 222)  (614 222)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (10 15)  (610 223)  (610 223)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_t_47
 (14 15)  (614 223)  (614 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (15 15)  (615 223)  (615 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (16 15)  (616 223)  (616 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_13

 (14 0)  (668 208)  (668 208)  routing T_13_13.lft_op_0 <X> T_13_13.lc_trk_g0_0
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (47 0)  (701 208)  (701 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (660 209)  (660 209)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_h_r_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.lft_op_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (677 210)  (677 210)  routing T_13_13.sp12_h_r_23 <X> T_13_13.lc_trk_g0_7
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (1 3)  (655 211)  (655 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 3)  (675 211)  (675 211)  routing T_13_13.sp12_h_r_23 <X> T_13_13.lc_trk_g0_7
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (46 3)  (700 211)  (700 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp12_h_r_10 <X> T_13_13.lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 214)  (677 214)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g1_7
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (21 7)  (675 215)  (675 215)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g1_7
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_v_t_12 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.sp4_v_t_12 <X> T_13_13.lc_trk_g2_1
 (25 8)  (679 216)  (679 216)  routing T_13_13.sp4_v_b_26 <X> T_13_13.lc_trk_g2_2
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (47 8)  (701 216)  (701 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 217)  (669 217)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g2_0
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_v_b_26 <X> T_13_13.lc_trk_g2_2
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (4 10)  (658 218)  (658 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (8 10)  (662 218)  (662 218)  routing T_13_13.sp4_v_t_42 <X> T_13_13.sp4_h_l_42
 (9 10)  (663 218)  (663 218)  routing T_13_13.sp4_v_t_42 <X> T_13_13.sp4_h_l_42
 (15 10)  (669 218)  (669 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (5 11)  (659 219)  (659 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (18 11)  (672 219)  (672 219)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 219)  (677 219)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (11 12)  (665 220)  (665 220)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_11
 (13 12)  (667 220)  (667 220)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_11
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (5 14)  (659 222)  (659 222)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_44
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_v_b_37 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.sp4_v_b_37 <X> T_13_13.lc_trk_g3_5
 (4 15)  (658 223)  (658 223)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_44
 (6 15)  (660 223)  (660 223)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_44
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_v_b_37 <X> T_13_13.lc_trk_g3_5


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (733 208)  (733 208)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_0
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (14 1)  (722 209)  (722 209)  routing T_14_13.sp4_r_v_b_35 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (726 209)  (726 209)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g0_1
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp12_h_r_13 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (14 3)  (722 211)  (722 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (15 3)  (723 211)  (723 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (9 4)  (717 212)  (717 212)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_r_4
 (15 4)  (723 212)  (723 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (21 5)  (729 213)  (729 213)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (15 6)  (723 214)  (723 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (40 6)  (748 214)  (748 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 215)  (742 215)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_3
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (51 8)  (759 216)  (759 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (5 10)  (713 218)  (713 218)  routing T_14_13.sp4_v_t_37 <X> T_14_13.sp4_h_l_43
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (4 11)  (712 219)  (712 219)  routing T_14_13.sp4_v_t_37 <X> T_14_13.sp4_h_l_43
 (6 11)  (714 219)  (714 219)  routing T_14_13.sp4_v_t_37 <X> T_14_13.sp4_h_l_43
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g2_7
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 219)  (731 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (24 11)  (732 219)  (732 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 219)  (742 219)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_5
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (14 12)  (722 220)  (722 220)  routing T_14_13.sp4_h_r_40 <X> T_14_13.lc_trk_g3_0
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_41 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_41 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_h_r_41 <X> T_14_13.lc_trk_g3_1
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_h_r_40 <X> T_14_13.lc_trk_g3_0
 (15 13)  (723 221)  (723 221)  routing T_14_13.sp4_h_r_40 <X> T_14_13.lc_trk_g3_0
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_h_r_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_h_r_41 <X> T_14_13.lc_trk_g3_1
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.input_2_6
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (52 13)  (760 221)  (760 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_15_13

 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (4 1)  (766 209)  (766 209)  routing T_15_13.sp4_h_l_41 <X> T_15_13.sp4_h_r_0
 (6 1)  (768 209)  (768 209)  routing T_15_13.sp4_h_l_41 <X> T_15_13.sp4_h_r_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 210)  (767 210)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (4 3)  (766 211)  (766 211)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (6 3)  (768 211)  (768 211)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 212)  (776 212)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (15 4)  (777 212)  (777 212)  routing T_15_13.sp4_h_l_4 <X> T_15_13.lc_trk_g1_1
 (16 4)  (778 212)  (778 212)  routing T_15_13.sp4_h_l_4 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.sp4_h_l_4 <X> T_15_13.lc_trk_g1_1
 (21 4)  (783 212)  (783 212)  routing T_15_13.sp12_h_r_3 <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.sp12_h_r_3 <X> T_15_13.lc_trk_g1_3
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (11 5)  (773 213)  (773 213)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_5
 (15 5)  (777 213)  (777 213)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 213)  (780 213)  routing T_15_13.sp4_h_l_4 <X> T_15_13.lc_trk_g1_1
 (21 5)  (783 213)  (783 213)  routing T_15_13.sp12_h_r_3 <X> T_15_13.lc_trk_g1_3
 (2 6)  (764 214)  (764 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (15 6)  (777 214)  (777 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 215)  (785 215)  routing T_15_13.sp12_h_r_14 <X> T_15_13.lc_trk_g1_6
 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_h_r_7
 (10 8)  (772 216)  (772 216)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_h_r_7
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 217)  (796 217)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.input_2_4
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (25 12)  (787 220)  (787 220)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 223)  (796 223)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.input_2_7
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit
 (53 15)  (815 223)  (815 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_13

 (4 0)  (820 208)  (820 208)  routing T_16_13.sp4_h_l_37 <X> T_16_13.sp4_v_b_0
 (14 0)  (830 208)  (830 208)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (16 0)  (832 208)  (832 208)  routing T_16_13.sp12_h_l_14 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (5 1)  (821 209)  (821 209)  routing T_16_13.sp4_h_l_37 <X> T_16_13.sp4_v_b_0
 (14 1)  (830 209)  (830 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (15 1)  (831 209)  (831 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (834 209)  (834 209)  routing T_16_13.sp12_h_l_14 <X> T_16_13.lc_trk_g0_1
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp12_h_l_12 <X> T_16_13.lc_trk_g0_7
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (50 2)  (866 210)  (866 210)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (4 4)  (820 212)  (820 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (6 4)  (822 212)  (822 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (25 4)  (841 212)  (841 212)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (8 5)  (824 213)  (824 213)  routing T_16_13.sp4_h_l_41 <X> T_16_13.sp4_v_b_4
 (9 5)  (825 213)  (825 213)  routing T_16_13.sp4_h_l_41 <X> T_16_13.sp4_v_b_4
 (21 5)  (837 213)  (837 213)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 213)  (839 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 214)  (851 214)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.input_2_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (1 8)  (817 216)  (817 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (4 8)  (820 216)  (820 216)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_v_b_6
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 216)  (851 216)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_4
 (40 8)  (856 216)  (856 216)  LC_4 Logic Functioning bit
 (1 9)  (817 217)  (817 217)  routing T_16_13.glb_netwk_4 <X> T_16_13.glb2local_1
 (5 9)  (821 217)  (821 217)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_v_b_6
 (14 9)  (830 217)  (830 217)  routing T_16_13.sp4_r_v_b_32 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 217)  (850 217)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_4
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (42 10)  (858 218)  (858 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (867 218)  (867 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (48 11)  (864 219)  (864 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (867 219)  (867 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (869 219)  (869 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_13

 (13 0)  (887 208)  (887 208)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_b_2
 (21 0)  (895 208)  (895 208)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g0_3
 (10 1)  (884 209)  (884 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_b_1
 (12 1)  (886 209)  (886 209)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_b_2
 (16 1)  (890 209)  (890 209)  routing T_17_13.sp12_h_r_8 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (899 212)  (899 212)  routing T_17_13.sp4_v_b_2 <X> T_17_13.lc_trk_g1_2
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp4_v_b_2 <X> T_17_13.lc_trk_g1_2
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g1_5
 (25 8)  (899 216)  (899 216)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (52 8)  (926 216)  (926 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 217)  (907 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.input_2_4
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (9 10)  (883 218)  (883 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (10 10)  (884 218)  (884 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (15 10)  (889 218)  (889 218)  routing T_17_13.tnr_op_5 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (895 218)  (895 218)  routing T_17_13.bnl_op_7 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (21 11)  (895 219)  (895 219)  routing T_17_13.bnl_op_7 <X> T_17_13.lc_trk_g2_7
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (15 12)  (889 220)  (889 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (50 12)  (924 220)  (924 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 221)  (904 221)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (53 13)  (927 221)  (927 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.tnr_op_7 <X> T_17_13.lc_trk_g3_7
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 222)  (909 222)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_7
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (48 14)  (922 222)  (922 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 223)  (907 223)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_7
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (4 0)  (932 208)  (932 208)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (6 0)  (934 208)  (934 208)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (14 0)  (942 208)  (942 208)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (43 0)  (971 208)  (971 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (47 0)  (975 208)  (975 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (933 209)  (933 209)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (15 1)  (943 209)  (943 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 217)  (958 217)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g2_4
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 218)  (951 218)  routing T_18_13.sp12_v_t_12 <X> T_18_13.lc_trk_g2_7
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g2_4
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (3 13)  (931 221)  (931 221)  routing T_18_13.sp12_h_l_22 <X> T_18_13.sp12_h_r_1
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (949 223)  (949 223)  routing T_18_13.sp4_r_v_b_47 <X> T_18_13.lc_trk_g3_7
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (48 15)  (976 223)  (976 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_13

 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (47 1)  (1029 209)  (1029 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 210)  (1005 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (8 6)  (990 214)  (990 214)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_41
 (9 6)  (991 214)  (991 214)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_41
 (15 13)  (997 221)  (997 221)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_t_29 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (12 2)  (1156 210)  (1156 210)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39
 (11 3)  (1155 211)  (1155 211)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (3 9)  (1567 217)  (1567 217)  routing T_30_13.sp12_h_l_22 <X> T_30_13.sp12_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_10_12

 (9 4)  (501 196)  (501 196)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_r_4


LogicTile_11_12

 (21 2)  (567 194)  (567 194)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g0_7
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 194)  (569 194)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g0_7
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (21 3)  (567 195)  (567 195)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g0_7
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 195)  (574 195)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (46 3)  (592 195)  (592 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 4)  (556 196)  (556 196)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_r_4
 (25 4)  (571 196)  (571 196)  routing T_11_12.sp4_v_b_2 <X> T_11_12.lc_trk_g1_2
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (46 4)  (592 196)  (592 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (568 197)  (568 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 197)  (569 197)  routing T_11_12.sp4_v_b_2 <X> T_11_12.lc_trk_g1_2
 (26 5)  (572 197)  (572 197)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 197)  (576 197)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (14 6)  (560 198)  (560 198)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g1_4
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 198)  (570 198)  routing T_11_12.top_op_7 <X> T_11_12.lc_trk_g1_7
 (14 7)  (560 199)  (560 199)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g1_4
 (16 7)  (562 199)  (562 199)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (567 199)  (567 199)  routing T_11_12.top_op_7 <X> T_11_12.lc_trk_g1_7
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (14 8)  (560 200)  (560 200)  routing T_11_12.sp4_v_b_24 <X> T_11_12.lc_trk_g2_0
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 200)  (573 200)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (16 9)  (562 201)  (562 201)  routing T_11_12.sp4_v_b_24 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (572 201)  (572 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 201)  (573 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 201)  (576 201)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (46 9)  (592 201)  (592 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (567 202)  (567 202)  routing T_11_12.sp4_v_t_18 <X> T_11_12.lc_trk_g2_7
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 202)  (569 202)  routing T_11_12.sp4_v_t_18 <X> T_11_12.lc_trk_g2_7


LogicTile_12_12

 (15 0)  (615 192)  (615 192)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp12_h_r_16 <X> T_12_12.lc_trk_g0_0
 (16 1)  (616 193)  (616 193)  routing T_12_12.sp12_h_r_16 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (618 193)  (618 193)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (47 4)  (647 196)  (647 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 200)  (618 200)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g2_1
 (18 9)  (618 201)  (618 201)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g2_1
 (14 10)  (614 202)  (614 202)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.tnl_op_7 <X> T_12_12.lc_trk_g2_7
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (14 11)  (614 203)  (614 203)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (16 11)  (616 203)  (616 203)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (621 203)  (621 203)  routing T_12_12.tnl_op_7 <X> T_12_12.lc_trk_g2_7
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 203)  (630 203)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 203)  (633 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (34 11)  (634 203)  (634 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (50 12)  (650 204)  (650 204)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_r_v_b_41 <X> T_12_12.lc_trk_g3_1
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 206)  (623 206)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g3_7
 (14 15)  (614 207)  (614 207)  routing T_12_12.sp4_h_l_17 <X> T_12_12.lc_trk_g3_4
 (15 15)  (615 207)  (615 207)  routing T_12_12.sp4_h_l_17 <X> T_12_12.lc_trk_g3_4
 (16 15)  (616 207)  (616 207)  routing T_12_12.sp4_h_l_17 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_12

 (5 0)  (659 192)  (659 192)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_h_r_0


LogicTile_14_12

 (15 2)  (723 194)  (723 194)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g0_5
 (16 2)  (724 194)  (724 194)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g0_5
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 195)  (741 195)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.input_2_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (15 6)  (723 198)  (723 198)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g1_5
 (16 6)  (724 198)  (724 198)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g1_5
 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23
 (18 7)  (726 199)  (726 199)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g1_5
 (15 8)  (723 200)  (723 200)  routing T_14_12.sp4_h_r_41 <X> T_14_12.lc_trk_g2_1
 (16 8)  (724 200)  (724 200)  routing T_14_12.sp4_h_r_41 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 200)  (726 200)  routing T_14_12.sp4_h_r_41 <X> T_14_12.lc_trk_g2_1
 (18 9)  (726 201)  (726 201)  routing T_14_12.sp4_h_r_41 <X> T_14_12.lc_trk_g2_1
 (6 13)  (714 205)  (714 205)  routing T_14_12.sp4_h_l_44 <X> T_14_12.sp4_h_r_9
 (21 14)  (729 206)  (729 206)  routing T_14_12.sp4_h_r_39 <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_h_r_39 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_h_r_39 <X> T_14_12.lc_trk_g3_7


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (780 193)  (780 193)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (776 195)  (776 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 196)  (777 196)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g1_1
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (51 6)  (813 198)  (813 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (9 8)  (771 200)  (771 200)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_h_r_7
 (10 8)  (772 200)  (772 200)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_h_r_7
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (25 9)  (787 201)  (787 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (12 12)  (774 204)  (774 204)  routing T_15_12.sp4_h_l_45 <X> T_15_12.sp4_h_r_11
 (13 13)  (775 205)  (775 205)  routing T_15_12.sp4_h_l_45 <X> T_15_12.sp4_h_r_11
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (15 0)  (831 192)  (831 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (16 0)  (832 192)  (832 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (9 8)  (825 200)  (825 200)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_r_7
 (11 8)  (827 200)  (827 200)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_v_b_8
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (40 8)  (856 200)  (856 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (48 8)  (864 200)  (864 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (828 201)  (828 201)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_v_b_8
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (51 9)  (867 201)  (867 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (824 202)  (824 202)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_l_42
 (9 10)  (825 202)  (825 202)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_l_42
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (25 10)  (841 202)  (841 202)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (9 13)  (825 205)  (825 205)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_v_b_10
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (899 192)  (899 192)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (21 2)  (895 194)  (895 194)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 194)  (897 194)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (14 3)  (888 195)  (888 195)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (895 195)  (895 195)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (879 196)  (879 196)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_h_r_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (28 4)  (902 196)  (902 196)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (4 5)  (878 197)  (878 197)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_h_r_3
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (26 5)  (900 197)  (900 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 197)  (907 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_2
 (34 5)  (908 197)  (908 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_2
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (15 6)  (889 198)  (889 198)  routing T_17_12.top_op_5 <X> T_17_12.lc_trk_g1_5
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (895 198)  (895 198)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 198)  (897 198)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g1_7
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (50 6)  (924 198)  (924 198)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 198)  (926 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (892 199)  (892 199)  routing T_17_12.top_op_5 <X> T_17_12.lc_trk_g1_5
 (21 7)  (895 199)  (895 199)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g1_7
 (26 7)  (900 199)  (900 199)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (38 7)  (912 199)  (912 199)  LC_3 Logic Functioning bit
 (15 8)  (889 200)  (889 200)  routing T_17_12.tnl_op_1 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (900 200)  (900 200)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 200)  (909 200)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (52 8)  (926 200)  (926 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (892 201)  (892 201)  routing T_17_12.tnl_op_1 <X> T_17_12.lc_trk_g2_1
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 201)  (908 201)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (35 9)  (909 201)  (909 201)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (12 10)  (886 202)  (886 202)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_l_45
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 202)  (897 202)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g2_7
 (24 10)  (898 202)  (898 202)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g2_7
 (26 10)  (900 202)  (900 202)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (38 10)  (912 202)  (912 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (43 10)  (917 202)  (917 202)  LC_5 Logic Functioning bit
 (11 11)  (885 203)  (885 203)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_l_45
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (15 11)  (889 203)  (889 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (895 203)  (895 203)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g2_7
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 203)  (907 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.input_2_5
 (34 11)  (908 203)  (908 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (38 11)  (912 203)  (912 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (14 12)  (888 204)  (888 204)  routing T_17_12.sp4_v_t_21 <X> T_17_12.lc_trk_g3_0
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_h_r_35 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_h_r_35 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_h_r_35 <X> T_17_12.lc_trk_g3_3
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (50 12)  (924 204)  (924 204)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (926 204)  (926 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 205)  (888 205)  routing T_17_12.sp4_v_t_21 <X> T_17_12.lc_trk_g3_0
 (16 13)  (890 205)  (890 205)  routing T_17_12.sp4_v_t_21 <X> T_17_12.lc_trk_g3_0
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 205)  (905 205)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 206)  (899 206)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (15 15)  (889 207)  (889 207)  routing T_17_12.tnr_op_4 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 207)  (897 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (25 15)  (899 207)  (899 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6


LogicTile_18_12

 (10 0)  (938 192)  (938 192)  routing T_18_12.sp4_v_t_45 <X> T_18_12.sp4_h_r_1


LogicTile_20_12

 (3 1)  (1039 193)  (1039 193)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_v_b_0


LogicTile_22_12

 (8 1)  (1152 193)  (1152 193)  routing T_22_12.sp4_h_l_36 <X> T_22_12.sp4_v_b_1
 (9 1)  (1153 193)  (1153 193)  routing T_22_12.sp4_h_l_36 <X> T_22_12.sp4_v_b_1


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_10_11

 (2 8)  (494 184)  (494 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_11

 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_t_23 <X> T_11_11.sp12_h_r_0
 (13 12)  (559 188)  (559 188)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_v_b_11


LogicTile_12_11

 (19 6)  (619 182)  (619 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (15 10)  (615 186)  (615 186)  routing T_12_11.sp12_v_t_2 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.sp12_v_t_2 <X> T_12_11.lc_trk_g2_5
 (18 11)  (618 187)  (618 187)  routing T_12_11.sp12_v_t_2 <X> T_12_11.lc_trk_g2_5
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_r_v_b_41 <X> T_12_11.lc_trk_g3_1
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 190)  (640 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (52 14)  (652 190)  (652 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39


LogicTile_15_11

 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 180)  (762 180)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp4_r_v_b_34 <X> T_15_11.lc_trk_g2_2
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (52 10)  (814 186)  (814 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp4_r_v_b_36 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (788 187)  (788 187)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 187)  (797 187)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.input_2_5
 (37 11)  (799 187)  (799 187)  LC_5 Logic Functioning bit
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (776 189)  (776 189)  routing T_15_11.sp4_r_v_b_40 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.input_2_7
 (34 15)  (796 191)  (796 191)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.input_2_7
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 176)  (839 176)  routing T_16_11.sp12_h_r_11 <X> T_16_11.lc_trk_g0_3
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 178)  (844 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 179)  (851 179)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.input_2_1
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (46 3)  (862 179)  (862 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (835 180)  (835 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23
 (25 8)  (841 184)  (841 184)  routing T_16_11.sp4_v_t_23 <X> T_16_11.lc_trk_g2_2
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 185)  (839 185)  routing T_16_11.sp4_v_t_23 <X> T_16_11.lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_v_t_23 <X> T_16_11.lc_trk_g2_2
 (14 10)  (830 186)  (830 186)  routing T_16_11.sp4_v_t_17 <X> T_16_11.lc_trk_g2_4
 (25 10)  (841 186)  (841 186)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g2_6
 (16 11)  (832 187)  (832 187)  routing T_16_11.sp4_v_t_17 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g2_6
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp4_v_b_24 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_v_b_24 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (52 0)  (926 176)  (926 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (44 1)  (918 177)  (918 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (882 179)  (882 179)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_36
 (9 3)  (883 179)  (883 179)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_36
 (14 5)  (888 181)  (888 181)  routing T_17_11.sp4_r_v_b_24 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (3 12)  (877 188)  (877 188)  routing T_17_11.sp12_v_t_22 <X> T_17_11.sp12_h_r_1
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_11

 (19 13)  (947 189)  (947 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_11

 (12 4)  (1048 180)  (1048 180)  routing T_20_11.sp4_h_l_39 <X> T_20_11.sp4_h_r_5
 (13 5)  (1049 181)  (1049 181)  routing T_20_11.sp4_h_l_39 <X> T_20_11.sp4_h_r_5


LogicTile_24_11

 (11 12)  (1263 188)  (1263 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (13 12)  (1265 188)  (1265 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (12 13)  (1264 189)  (1264 189)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11


LogicTile_29_11

 (3 9)  (1513 185)  (1513 185)  routing T_29_11.sp12_h_l_22 <X> T_29_11.sp12_v_b_1


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_11_10

 (8 11)  (554 171)  (554 171)  routing T_11_10.sp4_v_b_4 <X> T_11_10.sp4_v_t_42
 (10 11)  (556 171)  (556 171)  routing T_11_10.sp4_v_b_4 <X> T_11_10.sp4_v_t_42
 (5 12)  (551 172)  (551 172)  routing T_11_10.sp4_v_t_44 <X> T_11_10.sp4_h_r_9


LogicTile_12_10

 (13 0)  (613 160)  (613 160)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_v_b_2


LogicTile_15_10

 (6 13)  (768 173)  (768 173)  routing T_15_10.sp4_h_l_44 <X> T_15_10.sp4_h_r_9


LogicTile_16_10

 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 160)  (849 160)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (47 0)  (863 160)  (863 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (44 1)  (860 161)  (860 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 162)  (830 162)  routing T_16_10.sp4_h_l_9 <X> T_16_10.lc_trk_g0_4
 (14 3)  (830 163)  (830 163)  routing T_16_10.sp4_h_l_9 <X> T_16_10.lc_trk_g0_4
 (15 3)  (831 163)  (831 163)  routing T_16_10.sp4_h_l_9 <X> T_16_10.lc_trk_g0_4
 (16 3)  (832 163)  (832 163)  routing T_16_10.sp4_h_l_9 <X> T_16_10.lc_trk_g0_4
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (19 6)  (835 166)  (835 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 166)  (850 166)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (37 6)  (853 166)  (853 166)  LC_3 Logic Functioning bit
 (38 6)  (854 166)  (854 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (45 6)  (861 166)  (861 166)  LC_3 Logic Functioning bit
 (51 6)  (867 166)  (867 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (847 167)  (847 167)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (37 7)  (853 167)  (853 167)  LC_3 Logic Functioning bit
 (38 7)  (854 167)  (854 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (44 7)  (860 167)  (860 167)  LC_3 Logic Functioning bit
 (16 10)  (832 170)  (832 170)  routing T_16_10.sp4_v_b_37 <X> T_16_10.lc_trk_g2_5
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 170)  (834 170)  routing T_16_10.sp4_v_b_37 <X> T_16_10.lc_trk_g2_5
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (37 10)  (853 170)  (853 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (52 10)  (868 170)  (868 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (834 171)  (834 171)  routing T_16_10.sp4_v_b_37 <X> T_16_10.lc_trk_g2_5
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (38 11)  (854 171)  (854 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (44 11)  (860 171)  (860 171)  LC_5 Logic Functioning bit
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_v_t_30 <X> T_16_10.lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp4_v_t_30 <X> T_16_10.lc_trk_g3_3
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (3 1)  (1255 161)  (1255 161)  routing T_24_10.sp12_h_l_23 <X> T_24_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_vert_b_3 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 163)  (1734 163)  routing T_33_10.span4_vert_b_3 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (11 2)  (557 146)  (557 146)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_v_t_39
 (12 3)  (558 147)  (558 147)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_v_t_39
 (3 12)  (549 156)  (549 156)  routing T_11_9.sp12_v_t_22 <X> T_11_9.sp12_h_r_1
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 8)  (715 152)  (715 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9

 (3 13)  (1201 157)  (1201 157)  routing T_23_9.sp12_h_l_22 <X> T_23_9.sp12_h_r_1


LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (2 6)  (1566 150)  (1566 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (7 15)  (499 143)  (499 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_8

 (3 0)  (549 128)  (549 128)  routing T_11_8.sp12_v_t_23 <X> T_11_8.sp12_v_b_0
 (11 2)  (557 130)  (557 130)  routing T_11_8.sp4_v_b_11 <X> T_11_8.sp4_v_t_39
 (12 3)  (558 131)  (558 131)  routing T_11_8.sp4_v_b_11 <X> T_11_8.sp4_v_t_39


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (8 1)  (824 129)  (824 129)  routing T_16_8.sp4_v_t_47 <X> T_16_8.sp4_v_b_1
 (10 1)  (826 129)  (826 129)  routing T_16_8.sp4_v_t_47 <X> T_16_8.sp4_v_b_1


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (8 5)  (1152 133)  (1152 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4
 (10 5)  (1154 133)  (1154 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 9)  (185 121)  (185 121)  routing T_4_7.sp4_h_r_6 <X> T_4_7.sp4_v_b_6


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (4 11)  (400 123)  (400 123)  routing T_8_7.sp4_h_r_10 <X> T_8_7.sp4_h_l_43
 (6 11)  (402 123)  (402 123)  routing T_8_7.sp4_h_r_10 <X> T_8_7.sp4_h_l_43


LogicTile_10_7

 (31 2)  (523 114)  (523 114)  routing T_10_7.lc_trk_g0_4 <X> T_10_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 114)  (524 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (532 114)  (532 114)  LC_1 Logic Functioning bit
 (41 2)  (533 114)  (533 114)  LC_1 Logic Functioning bit
 (42 2)  (534 114)  (534 114)  LC_1 Logic Functioning bit
 (43 2)  (535 114)  (535 114)  LC_1 Logic Functioning bit
 (17 3)  (509 115)  (509 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (532 115)  (532 115)  LC_1 Logic Functioning bit
 (41 3)  (533 115)  (533 115)  LC_1 Logic Functioning bit
 (42 3)  (534 115)  (534 115)  LC_1 Logic Functioning bit
 (43 3)  (535 115)  (535 115)  LC_1 Logic Functioning bit
 (47 3)  (539 115)  (539 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 6)  (492 118)  (492 118)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0
 (1 6)  (493 118)  (493 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (493 119)  (493 119)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0


LogicTile_11_7

 (11 0)  (557 112)  (557 112)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2
 (12 1)  (558 113)  (558 113)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2


LogicTile_17_7

 (3 4)  (877 116)  (877 116)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_r_0


LogicTile_24_7

 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_v_b_11


RAM_Tile_25_7

 (2 8)  (1308 120)  (1308 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_28_7

 (4 12)  (1460 124)  (1460 124)  routing T_28_7.sp4_h_l_44 <X> T_28_7.sp4_v_b_9
 (5 13)  (1461 125)  (1461 125)  routing T_28_7.sp4_h_l_44 <X> T_28_7.sp4_v_b_9


LogicTile_29_7

 (19 5)  (1529 117)  (1529 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


RAM_Tile_8_6

 (2 12)  (398 108)  (398 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_6

 (10 7)  (556 103)  (556 103)  routing T_11_6.sp4_h_l_46 <X> T_11_6.sp4_v_t_41


LogicTile_12_6

 (13 0)  (613 96)  (613 96)  routing T_12_6.sp4_v_t_39 <X> T_12_6.sp4_v_b_2
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23
 (3 8)  (603 104)  (603 104)  routing T_12_6.sp12_v_t_22 <X> T_12_6.sp12_v_b_1


LogicTile_15_6

 (3 12)  (765 108)  (765 108)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_h_r_1


LogicTile_17_6

 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0
 (19 10)  (893 106)  (893 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_6

 (3 12)  (985 108)  (985 108)  routing T_19_6.sp12_v_t_22 <X> T_19_6.sp12_h_r_1


LogicTile_23_6

 (3 12)  (1201 108)  (1201 108)  routing T_23_6.sp12_v_t_22 <X> T_23_6.sp12_h_r_1


LogicTile_26_6

 (2 6)  (1350 102)  (1350 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_27_6

 (2 12)  (1404 108)  (1404 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 13)  (1405 109)  (1405 109)  routing T_27_6.sp12_h_l_22 <X> T_27_6.sp12_h_r_1


LogicTile_29_6

 (4 8)  (1514 104)  (1514 104)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_6
 (5 9)  (1515 105)  (1515 105)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_6


LogicTile_30_6

 (2 6)  (1566 102)  (1566 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 8)  (1572 104)  (1572 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span12_horz_10 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 102)  (1731 102)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g0_7
 (7 6)  (1733 102)  (1733 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 102)  (1734 102)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g0_7
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 108)  (1738 108)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_t_15
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (3 4)  (399 84)  (399 84)  routing T_8_5.sp12_v_t_23 <X> T_8_5.sp12_h_r_0
 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_5

 (19 15)  (511 95)  (511 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_5

 (12 15)  (558 95)  (558 95)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_46


LogicTile_13_5

 (4 4)  (658 84)  (658 84)  routing T_13_5.sp4_h_l_38 <X> T_13_5.sp4_v_b_3
 (5 5)  (659 85)  (659 85)  routing T_13_5.sp4_h_l_38 <X> T_13_5.sp4_v_b_3


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_h_r_0
 (3 5)  (877 85)  (877 85)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_h_r_0


LogicTile_29_5

 (3 7)  (1513 87)  (1513 87)  routing T_29_5.sp12_h_l_23 <X> T_29_5.sp12_v_t_23


LogicTile_30_5

 (19 9)  (1583 89)  (1583 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


RAM_Tile_8_4

 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_4

 (12 15)  (558 79)  (558 79)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_46


LogicTile_15_4

 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23
 (4 12)  (820 76)  (820 76)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_v_b_9
 (6 12)  (822 76)  (822 76)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_v_b_9


LogicTile_17_4

 (3 4)  (877 68)  (877 68)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_r_0


LogicTile_22_4

 (9 5)  (1153 69)  (1153 69)  routing T_22_4.sp4_v_t_41 <X> T_22_4.sp4_v_b_4


LogicTile_26_4

 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_4

 (2 12)  (1404 76)  (1404 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_4

 (12 4)  (1522 68)  (1522 68)  routing T_29_4.sp4_v_t_40 <X> T_29_4.sp4_h_r_5
 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


LogicTile_30_4

 (8 8)  (1572 72)  (1572 72)  routing T_30_4.sp4_h_l_46 <X> T_30_4.sp4_h_r_7
 (10 8)  (1574 72)  (1574 72)  routing T_30_4.sp4_h_l_46 <X> T_30_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 67)  (1739 67)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_b_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (4 9)  (1730 73)  (1730 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 76)  (1738 76)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_t_15
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (11 0)  (191 48)  (191 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2
 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2


LogicTile_11_3

 (11 4)  (557 52)  (557 52)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5
 (12 5)  (558 53)  (558 53)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5


LogicTile_14_3

 (3 4)  (711 52)  (711 52)  routing T_14_3.sp12_v_t_23 <X> T_14_3.sp12_h_r_0
 (3 12)  (711 60)  (711 60)  routing T_14_3.sp12_v_t_22 <X> T_14_3.sp12_h_r_1
 (19 13)  (727 61)  (727 61)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_3

 (3 12)  (765 60)  (765 60)  routing T_15_3.sp12_v_t_22 <X> T_15_3.sp12_h_r_1


LogicTile_16_3

 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_17_3

 (8 1)  (882 49)  (882 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1
 (10 1)  (884 49)  (884 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1
 (8 9)  (882 57)  (882 57)  routing T_17_3.sp4_h_l_36 <X> T_17_3.sp4_v_b_7
 (9 9)  (883 57)  (883 57)  routing T_17_3.sp4_h_l_36 <X> T_17_3.sp4_v_b_7
 (10 9)  (884 57)  (884 57)  routing T_17_3.sp4_h_l_36 <X> T_17_3.sp4_v_b_7


LogicTile_21_3

 (1 3)  (1091 51)  (1091 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_23_3

 (2 10)  (1200 58)  (1200 58)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2
 (12 1)  (1264 49)  (1264 49)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2
 (8 5)  (1260 53)  (1260 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4
 (9 5)  (1261 53)  (1261 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4
 (19 6)  (1271 54)  (1271 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_3

 (8 4)  (1356 52)  (1356 52)  routing T_26_3.sp4_h_l_45 <X> T_26_3.sp4_h_r_4
 (10 4)  (1358 52)  (1358 52)  routing T_26_3.sp4_h_l_45 <X> T_26_3.sp4_h_r_4
 (2 14)  (1350 62)  (1350 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_3

 (6 0)  (1462 48)  (1462 48)  routing T_28_3.sp4_v_t_44 <X> T_28_3.sp4_v_b_0
 (5 1)  (1461 49)  (1461 49)  routing T_28_3.sp4_v_t_44 <X> T_28_3.sp4_v_b_0


LogicTile_29_3

 (4 9)  (1514 57)  (1514 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6
 (6 9)  (1516 57)  (1516 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6


LogicTile_30_3

 (9 8)  (1573 56)  (1573 56)  routing T_30_3.sp4_h_l_41 <X> T_30_3.sp4_h_r_7
 (10 8)  (1574 56)  (1574 56)  routing T_30_3.sp4_h_l_41 <X> T_30_3.sp4_h_r_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 51)  (1739 51)  routing T_33_3.span4_horz_31 <X> T_33_3.span4_vert_b_1
 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_vert_b_5 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_vert_b_5 <X> T_33_3.lc_trk_g0_5
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 60)  (1738 60)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_t_15
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (11 4)  (611 36)  (611 36)  routing T_12_2.sp4_v_t_39 <X> T_12_2.sp4_v_b_5
 (12 5)  (612 37)  (612 37)  routing T_12_2.sp4_v_t_39 <X> T_12_2.sp4_v_b_5


LogicTile_29_2

 (5 8)  (1515 40)  (1515 40)  routing T_29_2.sp4_v_t_43 <X> T_29_2.sp4_h_r_6


LogicTile_30_2

 (5 12)  (1569 44)  (1569 44)  routing T_30_2.sp4_v_t_44 <X> T_30_2.sp4_h_r_9


IO_Tile_33_2

 (5 0)  (1731 32)  (1731 32)  routing T_33_2.span4_horz_33 <X> T_33_2.lc_trk_g0_1
 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_33 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 32)  (1734 32)  routing T_33_2.span4_horz_33 <X> T_33_2.lc_trk_g0_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (6 10)  (1732 42)  (1732 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 42)  (1734 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (8 11)  (1734 43)  (1734 43)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_11_1

 (19 6)  (565 22)  (565 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_38 <X> T_13_1.sp4_v_b_3


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_28_1

 (3 13)  (1459 29)  (1459 29)  routing T_28_1.sp12_h_l_22 <X> T_28_1.sp12_h_r_1


IO_Tile_33_1

 (5 0)  (1731 16)  (1731 16)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 16)  (1734 16)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_1 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (6 8)  (1732 24)  (1732 24)  routing T_33_1.span12_horz_9 <X> T_33_1.lc_trk_g1_1
 (7 8)  (1733 24)  (1733 24)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (579 3)  (579 3)  routing T_11_0.span4_vert_19 <X> T_11_0.span4_horz_l_15
 (12 12)  (580 3)  (580 3)  routing T_11_0.span4_vert_19 <X> T_11_0.span4_horz_l_15
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (6 3)  (618 13)  (618 13)  routing T_12_0.span12_vert_10 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 9)  (617 6)  (617 6)  routing T_12_0.span4_vert_16 <X> T_12_0.lc_trk_g1_0
 (6 9)  (618 6)  (618 6)  routing T_12_0.span4_vert_16 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (4 8)  (778 7)  (778 7)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (5 9)  (779 6)  (779 6)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (7 9)  (781 6)  (781 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_0 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (6 5)  (834 10)  (834 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (12 0)  (908 15)  (908 15)  routing T_17_0.span4_vert_25 <X> T_17_0.span4_horz_l_12
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 14)  (891 0)  (891 0)  routing T_17_0.span4_vert_31 <X> T_17_0.lc_trk_g1_7
 (6 14)  (892 0)  (892 0)  routing T_17_0.span4_vert_31 <X> T_17_0.lc_trk_g1_7
 (7 14)  (893 0)  (893 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (8 15)  (894 1)  (894 1)  routing T_17_0.span4_vert_31 <X> T_17_0.lc_trk_g1_7


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span12_vert_23 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (1056 9)  (1056 9)  routing T_20_0.span12_vert_23 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1164 15)  (1164 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1268 2)  (1268 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (5 13)  (1269 2)  (1269 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (6 13)  (1270 2)  (1270 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (7 13)  (1271 2)  (1271 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (13 13)  (1287 2)  (1287 2)  routing T_24_0.span4_vert_43 <X> T_24_0.span4_horz_r_3
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1326 1)  (1326 1)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1472 14)  (1472 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (5 1)  (1473 14)  (1473 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


