

================================================================
== Vivado HLS Report for 'multibyteOg2'
================================================================
* Date:           Mon Aug 20 10:47:39 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyteOg2
* Solution:       multibyteOg2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   41|  5000078|   41|  5000078|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- memset_sensorData  |        2|        2|         1|          -|          -|        3|    no    |
        |- Loop 2             |  5000000|  5000000|         1|          -|          -|  5000000|    no    |
        |- Loop 3             |       27|       27|         9|          -|          -|        3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    309|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     662|    875|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    520|
|Register         |        -|      -|     412|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1074|   1704|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |multibyteOg2_CTRL_m_axi_U  |multibyteOg2_CTRL_m_axi  |        2|      0|  512|  580|
    |multibyteOg2_CTRL_s_axi_U  |multibyteOg2_CTRL_s_axi  |        0|      0|  150|  232|
    |multibyteOg2_mux_bkb_U1    |multibyteOg2_mux_bkb     |        0|      0|    0|   21|
    |multibyteOg2_mux_bkb_U2    |multibyteOg2_mux_bkb     |        0|      0|    0|   21|
    |multibyteOg2_mux_bkb_U3    |multibyteOg2_mux_bkb     |        0|      0|    0|   21|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  662|  875|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_fu_927_p2                    |     +    |      0|  0|  30|          23|           1|
    |index_1_fu_953_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvarinc_fu_848_p2                |     +    |      0|  0|  10|           2|           1|
    |ap_block_state26_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state40                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state50_io                |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op93_writereq_state2  |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_947_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |sel_tmp2_fu_972_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_959_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_896_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_3_fu_921_p2                    |   icmp   |      0|  0|  18|          23|          23|
    |ap_block_state10_io                |    or    |      0|  0|   8|           1|           1|
    |sensorData_2_1_7_fu_978_p3         |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_2_8_fu_986_p3         |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_3_fu_993_p3           |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_5_fu_1001_p3          |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_6_fu_965_p3           |  select  |      0|  0|  32|           1|          32|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 309|          69|         199|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |CTRL_ARADDR                  |   15|          3|   32|         96|
    |CTRL_AWADDR                  |   41|          8|   32|        256|
    |CTRL_WDATA                   |   85|         17|   32|        544|
    |CTRL_blk_n_AR                |    9|          2|    1|          2|
    |CTRL_blk_n_AW                |    9|          2|    1|          2|
    |CTRL_blk_n_B                 |    9|          2|    1|          2|
    |CTRL_blk_n_R                 |    9|          2|    1|          2|
    |CTRL_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                    |  253|         59|    1|         59|
    |ap_sig_ioackin_CTRL_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_WREADY   |    9|          2|    1|          2|
    |index_reg_681                |    9|          2|    2|          4|
    |invdar_reg_626               |    9|          2|    2|          4|
    |p_014_0_i_reg_637            |    9|          2|   23|         46|
    |sensorData_1_2_reg_659       |    9|          2|   32|         64|
    |sensorData_2_2_reg_648       |    9|          2|   32|         64|
    |sensorData_2_4_reg_670       |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  520|        115|  228|       1217|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  58|   0|   58|          0|
    |ap_reg_ioackin_CTRL_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_WREADY   |   1|   0|    1|          0|
    |firstSample                  |   1|   0|    1|          0|
    |firstSample_load_reg_1055    |   1|   0|    1|          0|
    |index_1_reg_1085             |   2|   0|    2|          0|
    |index_reg_681                |   2|   0|    2|          0|
    |invdar_reg_626               |   2|   0|    2|          0|
    |p_014_0_i_reg_637            |  23|   0|   23|          0|
    |sensorData_0_1_reg_1037      |  32|   0|   32|          0|
    |sensorData_0_reg_1090        |  32|   0|   32|          0|
    |sensorData_1_1_reg_1042      |  32|   0|   32|          0|
    |sensorData_1_2_reg_659       |  32|   0|   32|          0|
    |sensorData_1_fu_126          |  32|   0|   32|          0|
    |sensorData_2_1_reg_1047      |  32|   0|   32|          0|
    |sensorData_2_2_reg_648       |  32|   0|   32|          0|
    |sensorData_2_4_reg_670       |  32|   0|   32|          0|
    |sensorData_2_fu_130          |  32|   0|   32|          0|
    |sensorData_fu_122            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 412|   0|  412|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR    |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR    |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs | multibyteOg2 | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | multibyteOg2 | return value |
|interrupt            | out |    1| ap_ctrl_hs | multibyteOg2 | return value |
|m_axi_CTRL_AWVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WVALID    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WREADY    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WDATA     | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WSTRB     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WLAST     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WID       | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WUSER     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RDATA     |  in |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RLAST     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

