[ActiveSupport TRCE]
; Setup Analysis
Fmax_0 = 157.431 MHz (50.000 MHz);
Fmax_1 = 157.480 MHz (150.000 MHz);
Fmax_2 = 70.562 MHz (100.000 MHz);
Fmax_3 = 225.581 MHz (50.000 MHz);
Fmax_4 = 218.627 MHz (50.000 MHz);
Fmax_5 = - (-);
Fmax_6 = - (-);
Fmax_7 = 248.942 MHz (100.000 MHz);
Fmax_8 = 350.877 MHz (300.000 MHz);
Fmax_9 = 200.000 MHz (50.000 MHz);
Fmax_10 = 350.877 MHz (100.000 MHz);
Fmax_11 = 200.000 MHz (50.000 MHz);
Fmax_12 = 400.000 MHz (300.000 MHz);
Fmax_13 = 400.000 MHz (300.000 MHz);
Fmax_14 = 56.370 MHz (50.000 MHz);
Maxdelay_15 = 1.889 ns (4.500 ns);
Maxdelay_16 = 1.589 ns (4.400 ns);
Maxdelay_17 = 343.407 MHz (222.222 MHz);
Maxdelay_18 = 264.201 MHz (222.222 MHz);
Maxdelay_19 = 1.932 ns (4.500 ns);
Maxdelay_20 = 1.538 ns (4.500 ns);
Maxdelay_21 = 1.913 ns (4.500 ns);
Maxdelay_22 = 2.611 ns (4.500 ns);
Maxdelay_23 = 0.844 ns (4.500 ns);
Other_24 = - (-);
Fmax_25 = 188.253 MHz (150.000 MHz);
Fmax_26 = 152.346 MHz (150.000 MHz);
Fmax_27 = 85.317 MHz (50.000 MHz);
Failed = 1 (Total 28);
Clock_ports = 7;
Clock_nets = 25;
; Hold Analysis
Fmax_0 = 0.270 ns (0.000 ns);
Fmax_1 = 0.171 ns (0.000 ns);
Fmax_2 = -0.435 ns (0.000 ns);
Fmax_3 = 0.198 ns (0.000 ns);
Fmax_4 = 0.250 ns (0.000 ns);
Fmax_5 = - (-);
Fmax_6 = - (-);
Fmax_7 = 0.171 ns (0.000 ns);
Fmax_8 = - (-);
Fmax_9 = - (-);
Fmax_10 = - (-);
Fmax_11 = - (-);
Fmax_12 = - (-);
Fmax_13 = - (-);
Fmax_14 = 0.161 ns (0.000 ns);
Maxdelay_15 = 0.328 ns (0.000 ns);
Maxdelay_16 = 0.696 ns (0.000 ns);
Fmax_17 = 0.171 ns (0.000 ns);
Fmax_18 = 0.153 ns (0.000 ns);
Fmax_19 = 0.170 ns (0.000 ns);
Other_20 = - (-);
Failed = 1 (Total 21);
Clock_ports = 7;
Clock_nets = 25;
