
sensor_board_rev3_working.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e000  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  0800e190  0800e190  0001e190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e454  0800e454  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800e454  0800e454  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e454  0800e454  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e454  0800e454  0001e454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e458  0800e458  0001e458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800e45c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ce5c  200001f4  0800e650  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000d050  0800e650  0002d050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000313e7  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005999  00000000  00000000  0005160b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fe8  00000000  00000000  00056fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d50  00000000  00000000  00058f90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000913a  00000000  00000000  0005ace0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f076  00000000  00000000  00063e1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e45aa  00000000  00000000  00082e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016743a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000882c  00000000  00000000  001674b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e178 	.word	0x0800e178

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800e178 	.word	0x0800e178

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b08d      	sub	sp, #52	; 0x34
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a72:	f001 fd06 	bl	8002482 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_USB_DEVICE_Init();
 8000a76:	f00c f9b1 	bl	800cddc <MX_USB_DEVICE_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a7a:	f000 f891 	bl	8000ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7e:	f000 f9cf 	bl	8000e20 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a82:	f000 f911 	bl	8000ca8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000a86:	f000 f94f 	bl	8000d28 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a8a:	f000 f98b 	bl	8000da4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a8e:	f008 fd19 	bl	80094c4 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */

  /* Barometer Mutex */
  const osMutexAttr_t baro_mutex_attr = {
 8000a92:	4b2d      	ldr	r3, [pc, #180]	; (8000b48 <main+0xdc>)
 8000a94:	f107 0420 	add.w	r4, r7, #32
 8000a98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  baro_mutex = osMutexNew(&baro_mutex_attr);
 8000a9e:	f107 0320 	add.w	r3, r7, #32
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f008 febe 	bl	8009824 <osMutexNew>
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <main+0xe0>)
 8000aac:	601a      	str	r2, [r3, #0]
  /* IMU Mutex */
  const osMutexAttr_t imu_mutex_attr = {
 8000aae:	4b28      	ldr	r3, [pc, #160]	; (8000b50 <main+0xe4>)
 8000ab0:	f107 0410 	add.w	r4, r7, #16
 8000ab4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ab6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  imu_mutex = osMutexNew(&imu_mutex_attr);
 8000aba:	f107 0310 	add.w	r3, r7, #16
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f008 feb0 	bl	8009824 <osMutexNew>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	4b23      	ldr	r3, [pc, #140]	; (8000b54 <main+0xe8>)
 8000ac8:	601a      	str	r2, [r3, #0]


#ifdef DEBUG
  const osMutexAttr_t print_mutex_attr = {
 8000aca:	4b23      	ldr	r3, [pc, #140]	; (8000b58 <main+0xec>)
 8000acc:	463c      	mov	r4, r7
 8000ace:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ad0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  osMutexPrioInherit,    					  // attr_bits
	  NULL,                                     // memory for control block
	  0U                                        // size for control block
	};

  print_mutex = osMutexNew(&print_mutex_attr);
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f008 fea4 	bl	8009824 <osMutexNew>
 8000adc:	4602      	mov	r2, r0
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <main+0xf0>)
 8000ae0:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  preprocess_queue = osMessageQueueNew(PREPROCESS_QUEUE_SIZE, sizeof(imu_data_t), NULL);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	211c      	movs	r1, #28
 8000ae6:	2020      	movs	r0, #32
 8000ae8:	f008 ffe4 	bl	8009ab4 <osMessageQueueNew>
 8000aec:	4602      	mov	r2, r0
 8000aee:	4b1c      	ldr	r3, [pc, #112]	; (8000b60 <main+0xf4>)
 8000af0:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000af2:	4a1c      	ldr	r2, [pc, #112]	; (8000b64 <main+0xf8>)
 8000af4:	2100      	movs	r1, #0
 8000af6:	481c      	ldr	r0, [pc, #112]	; (8000b68 <main+0xfc>)
 8000af8:	f008 fd80 	bl	80095fc <osThreadNew>
 8000afc:	4602      	mov	r2, r0
 8000afe:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <main+0x100>)
 8000b00:	601a      	str	r2, [r3, #0]

  /* creation of task_baro_read */
  task_baro_readHandle = osThreadNew(vTaskBaroRead, NULL, &task_baro_read_attributes);
 8000b02:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <main+0x104>)
 8000b04:	2100      	movs	r1, #0
 8000b06:	481b      	ldr	r0, [pc, #108]	; (8000b74 <main+0x108>)
 8000b08:	f008 fd78 	bl	80095fc <osThreadNew>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <main+0x10c>)
 8000b10:	601a      	str	r2, [r3, #0]

  /* creation of task_imu_read */
  task_imu_readHandle = osThreadNew(vTaskImuRead, NULL, &task_imu_read_attributes);
 8000b12:	4a1a      	ldr	r2, [pc, #104]	; (8000b7c <main+0x110>)
 8000b14:	2100      	movs	r1, #0
 8000b16:	481a      	ldr	r0, [pc, #104]	; (8000b80 <main+0x114>)
 8000b18:	f008 fd70 	bl	80095fc <osThreadNew>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <main+0x118>)
 8000b20:	601a      	str	r2, [r3, #0]

  /* creation of task_send_to_mb */
  task_send_to_mbHandle = osThreadNew(vTaskSendToMb, NULL, &task_send_to_mb_attributes);
 8000b22:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <main+0x11c>)
 8000b24:	2100      	movs	r1, #0
 8000b26:	4819      	ldr	r0, [pc, #100]	; (8000b8c <main+0x120>)
 8000b28:	f008 fd68 	bl	80095fc <osThreadNew>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <main+0x124>)
 8000b30:	601a      	str	r2, [r3, #0]

  /* creation of task_preprocess */
  task_preprocessHandle = osThreadNew(vTaskPreprocess, NULL, &task_preprocess_attributes);
 8000b32:	4a18      	ldr	r2, [pc, #96]	; (8000b94 <main+0x128>)
 8000b34:	2100      	movs	r1, #0
 8000b36:	4818      	ldr	r0, [pc, #96]	; (8000b98 <main+0x12c>)
 8000b38:	f008 fd60 	bl	80095fc <osThreadNew>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <main+0x130>)
 8000b40:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b42:	f008 fcf3 	bl	800952c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <main+0xda>
 8000b48:	0800e1e8 	.word	0x0800e1e8
 8000b4c:	2000c0bc 	.word	0x2000c0bc
 8000b50:	0800e204 	.word	0x0800e204
 8000b54:	20005f34 	.word	0x20005f34
 8000b58:	0800e220 	.word	0x0800e220
 8000b5c:	2000c034 	.word	0x2000c034
 8000b60:	20001dc8 	.word	0x20001dc8
 8000b64:	0800e324 	.word	0x0800e324
 8000b68:	08000ee5 	.word	0x08000ee5
 8000b6c:	20001d68 	.word	0x20001d68
 8000b70:	0800e348 	.word	0x0800e348
 8000b74:	08001349 	.word	0x08001349
 8000b78:	2000a02c 	.word	0x2000a02c
 8000b7c:	0800e36c 	.word	0x0800e36c
 8000b80:	080017ed 	.word	0x080017ed
 8000b84:	2000c09c 	.word	0x2000c09c
 8000b88:	0800e390 	.word	0x0800e390
 8000b8c:	080022f9 	.word	0x080022f9
 8000b90:	20006028 	.word	0x20006028
 8000b94:	0800e3b4 	.word	0x0800e3b4
 8000b98:	08001fa1 	.word	0x08001fa1
 8000b9c:	2000a030 	.word	0x2000a030

08000ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b0ae      	sub	sp, #184	; 0xb8
 8000ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000baa:	2244      	movs	r2, #68	; 0x44
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f00c fec3 	bl	800d93a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc4:	463b      	mov	r3, r7
 8000bc6:	2260      	movs	r2, #96	; 0x60
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f00c feb5 	bl	800d93a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bd0:	2310      	movs	r3, #16
 8000bd2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000be0:	2360      	movs	r3, #96	; 0x60
 8000be2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be6:	2302      	movs	r3, #2
 8000be8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bf8:	2328      	movs	r3, #40	; 0x28
 8000bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c10:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c14:	4618      	mov	r0, r3
 8000c16:	f003 fbeb 	bl	80043f0 <HAL_RCC_OscConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c20:	f000 f97c 	bl	8000f1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c24:	230f      	movs	r3, #15
 8000c26:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c34:	2300      	movs	r3, #0
 8000c36:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c38:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000c3c:	2104      	movs	r1, #4
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f003 fff6 	bl	8004c30 <HAL_RCC_ClockConfig>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c4a:	f000 f967 	bl	8000f1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_USB;
 8000c4e:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000c52:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000c58:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000c5c:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c62:	2301      	movs	r3, #1
 8000c64:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000c66:	2318      	movs	r3, #24
 8000c68:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c6a:	2307      	movs	r3, #7
 8000c6c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000c76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c7a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f004 f9f6 	bl	8005070 <HAL_RCCEx_PeriphCLKConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000c8a:	f000 f947 	bl	8000f1c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c8e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c92:	f003 fb47 	bl	8004324 <HAL_PWREx_ControlVoltageScaling>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000c9c:	f000 f93e 	bl	8000f1c <Error_Handler>
  }
}
 8000ca0:	bf00      	nop
 8000ca2:	37b8      	adds	r7, #184	; 0xb8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cac:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cae:	4a1c      	ldr	r2, [pc, #112]	; (8000d20 <MX_I2C1_Init+0x78>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cb4:	4a1b      	ldr	r2, [pc, #108]	; (8000d24 <MX_I2C1_Init+0x7c>)
 8000cb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cbe:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cc4:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cca:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cd6:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ce2:	480e      	ldr	r0, [pc, #56]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000ce4:	f001 fedc 	bl	8002aa0 <HAL_I2C_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cee:	f000 f915 	bl	8000f1c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4809      	ldr	r0, [pc, #36]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cf6:	f002 fb2d 	bl	8003354 <HAL_I2CEx_ConfigAnalogFilter>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d00:	f000 f90c 	bl	8000f1c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d04:	2100      	movs	r1, #0
 8000d06:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000d08:	f002 fb6f 	bl	80033ea <HAL_I2CEx_ConfigDigitalFilter>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d12:	f000 f903 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20001ee8 	.word	0x20001ee8
 8000d20:	40005400 	.word	0x40005400
 8000d24:	00702991 	.word	0x00702991

08000d28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d2e:	4a1c      	ldr	r2, [pc, #112]	; (8000da0 <MX_SPI1_Init+0x78>)
 8000d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d32:	4b1a      	ldr	r3, [pc, #104]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d3a:	4b18      	ldr	r3, [pc, #96]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d40:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d42:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d48:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d5e:	2218      	movs	r2, #24
 8000d60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d76:	2207      	movs	r2, #7
 8000d78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d82:	2208      	movs	r2, #8
 8000d84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d88:	f004 fca6 	bl	80056d8 <HAL_SPI_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d92:	f000 f8c3 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	2000c038 	.word	0x2000c038
 8000da0:	40013000 	.word	0x40013000

08000da4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000daa:	4a1c      	ldr	r2, [pc, #112]	; (8000e1c <MX_SPI2_Init+0x78>)
 8000dac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dae:	4b1a      	ldr	r3, [pc, #104]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000db0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000db4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000db6:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dbc:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dbe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000dc2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dca:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dd6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dda:	2238      	movs	r2, #56	; 0x38
 8000ddc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000df2:	2207      	movs	r2, #7
 8000df4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dfe:	2208      	movs	r2, #8
 8000e00:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000e04:	f004 fc68 	bl	80056d8 <HAL_SPI_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f000 f885 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20001dcc 	.word	0x20001dcc
 8000e1c:	40003800 	.word	0x40003800

08000e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e36:	4b29      	ldr	r3, [pc, #164]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	4a28      	ldr	r2, [pc, #160]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e42:	4b26      	ldr	r3, [pc, #152]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	4b23      	ldr	r3, [pc, #140]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	4a22      	ldr	r2, [pc, #136]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e5a:	4b20      	ldr	r3, [pc, #128]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	4a1c      	ldr	r2, [pc, #112]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e72:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	603b      	str	r3, [r7, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2110      	movs	r1, #16
 8000e82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e86:	f001 fdf3 	bl	8002a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e90:	4813      	ldr	r0, [pc, #76]	; (8000ee0 <MX_GPIO_Init+0xc0>)
 8000e92:	f001 fded 	bl	8002a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e96:	2310      	movs	r3, #16
 8000e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	f107 030c 	add.w	r3, r7, #12
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f001 fc64 	bl	800277c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec6:	f107 030c 	add.w	r3, r7, #12
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <MX_GPIO_Init+0xc0>)
 8000ece:	f001 fc55 	bl	800277c <HAL_GPIO_Init>

}
 8000ed2:	bf00      	nop
 8000ed4:	3720      	adds	r7, #32
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	48000400 	.word	0x48000400

08000ee4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000eec:	f00b ff76 	bl	800cddc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	f008 fc29 	bl	8009748 <osDelay>
 8000ef6:	e7fb      	b.n	8000ef0 <StartDefaultTask+0xc>

08000ef8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d101      	bne.n	8000f0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f0a:	f001 fad3 	bl	80024b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40012c00 	.word	0x40012c00

08000f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f32:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f36:	4a10      	ldr	r2, [pc, #64]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f54:	6593      	str	r3, [r2, #88]	; 0x58
 8000f56:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <HAL_MspInit+0x4c>)
 8000f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	210f      	movs	r1, #15
 8000f66:	f06f 0001 	mvn.w	r0, #1
 8000f6a:	f001 fb9b 	bl	80026a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	; 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a18      	ldr	r2, [pc, #96]	; (8000ffc <HAL_I2C_MspInit+0x80>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d129      	bne.n	8000ff2 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	4b18      	ldr	r3, [pc, #96]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	4a17      	ldr	r2, [pc, #92]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fb6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000fba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fbc:	2312      	movs	r3, #18
 8000fbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fc8:	2304      	movs	r3, #4
 8000fca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd6:	f001 fbd1 	bl	800277c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fda:	4b09      	ldr	r3, [pc, #36]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fde:	4a08      	ldr	r2, [pc, #32]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fe0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fe4:	6593      	str	r3, [r2, #88]	; 0x58
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <HAL_I2C_MspInit+0x84>)
 8000fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	; 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40005400 	.word	0x40005400
 8001000:	40021000 	.word	0x40021000

08001004 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08c      	sub	sp, #48	; 0x30
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a33      	ldr	r2, [pc, #204]	; (80010f0 <HAL_SPI_MspInit+0xec>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d129      	bne.n	800107a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800102a:	4a32      	ldr	r2, [pc, #200]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 800102c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001030:	6613      	str	r3, [r2, #96]	; 0x60
 8001032:	4b30      	ldr	r3, [pc, #192]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001036:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800103a:	61bb      	str	r3, [r7, #24]
 800103c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103e:	4b2d      	ldr	r3, [pc, #180]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001042:	4a2c      	ldr	r2, [pc, #176]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	64d3      	str	r3, [r2, #76]	; 0x4c
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 800104c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001056:	23c2      	movs	r3, #194	; 0xc2
 8001058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001066:	2305      	movs	r3, #5
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001074:	f001 fb82 	bl	800277c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001078:	e035      	b.n	80010e6 <HAL_SPI_MspInit+0xe2>
  else if(hspi->Instance==SPI2)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a1e      	ldr	r2, [pc, #120]	; (80010f8 <HAL_SPI_MspInit+0xf4>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d130      	bne.n	80010e6 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001088:	4a1a      	ldr	r2, [pc, #104]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 800108a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800108e:	6593      	str	r3, [r2, #88]	; 0x58
 8001090:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 8001092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001094:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109c:	4b15      	ldr	r3, [pc, #84]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 800109e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 80010a2:	f043 0302 	orr.w	r3, r3, #2
 80010a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a8:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <HAL_SPI_MspInit+0xf0>)
 80010aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ac:	f003 0302 	and.w	r3, r3, #2
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80010b4:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80010b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	2302      	movs	r3, #2
 80010bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c2:	2303      	movs	r3, #3
 80010c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010c6:	2305      	movs	r3, #5
 80010c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	4619      	mov	r1, r3
 80010d0:	480a      	ldr	r0, [pc, #40]	; (80010fc <HAL_SPI_MspInit+0xf8>)
 80010d2:	f001 fb53 	bl	800277c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2105      	movs	r1, #5
 80010da:	2024      	movs	r0, #36	; 0x24
 80010dc:	f001 fae2 	bl	80026a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80010e0:	2024      	movs	r0, #36	; 0x24
 80010e2:	f001 fafb 	bl	80026dc <HAL_NVIC_EnableIRQ>
}
 80010e6:	bf00      	nop
 80010e8:	3730      	adds	r7, #48	; 0x30
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40013000 	.word	0x40013000
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40003800 	.word	0x40003800
 80010fc:	48000400 	.word	0x48000400

08001100 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08c      	sub	sp, #48	; 0x30
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8001110:	2200      	movs	r2, #0
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	2019      	movs	r0, #25
 8001116:	f001 fac5 	bl	80026a4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800111a:	2019      	movs	r0, #25
 800111c:	f001 fade 	bl	80026dc <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001120:	4b1e      	ldr	r3, [pc, #120]	; (800119c <HAL_InitTick+0x9c>)
 8001122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001124:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_InitTick+0x9c>)
 8001126:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800112a:	6613      	str	r3, [r2, #96]	; 0x60
 800112c:	4b1b      	ldr	r3, [pc, #108]	; (800119c <HAL_InitTick+0x9c>)
 800112e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001138:	f107 0210 	add.w	r2, r7, #16
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f003 ff02 	bl	8004f4c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001148:	f003 feea 	bl	8004f20 <HAL_RCC_GetPCLK2Freq>
 800114c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800114e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001150:	4a13      	ldr	r2, [pc, #76]	; (80011a0 <HAL_InitTick+0xa0>)
 8001152:	fba2 2303 	umull	r2, r3, r2, r3
 8001156:	0c9b      	lsrs	r3, r3, #18
 8001158:	3b01      	subs	r3, #1
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800115c:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <HAL_InitTick+0xa4>)
 800115e:	4a12      	ldr	r2, [pc, #72]	; (80011a8 <HAL_InitTick+0xa8>)
 8001160:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <HAL_InitTick+0xa4>)
 8001164:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001168:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800116a:	4a0e      	ldr	r2, [pc, #56]	; (80011a4 <HAL_InitTick+0xa4>)
 800116c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800116e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001170:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <HAL_InitTick+0xa4>)
 8001172:	2200      	movs	r2, #0
 8001174:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_InitTick+0xa4>)
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800117c:	4809      	ldr	r0, [pc, #36]	; (80011a4 <HAL_InitTick+0xa4>)
 800117e:	f005 fa6b 	bl	8006658 <HAL_TIM_Base_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d104      	bne.n	8001192 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001188:	4806      	ldr	r0, [pc, #24]	; (80011a4 <HAL_InitTick+0xa4>)
 800118a:	f005 fa9b 	bl	80066c4 <HAL_TIM_Base_Start_IT>
 800118e:	4603      	mov	r3, r0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3730      	adds	r7, #48	; 0x30
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40021000 	.word	0x40021000
 80011a0:	431bde83 	.word	0x431bde83
 80011a4:	2000c0c0 	.word	0x2000c0c0
 80011a8:	40012c00 	.word	0x40012c00

080011ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011be:	e7fe      	b.n	80011be <HardFault_Handler+0x4>

080011c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <MemManage_Handler+0x4>

080011c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ca:	e7fe      	b.n	80011ca <BusFault_Handler+0x4>

080011cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d0:	e7fe      	b.n	80011d0 <UsageFault_Handler+0x4>

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011e4:	4802      	ldr	r0, [pc, #8]	; (80011f0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80011e6:	f005 fa97 	bl	8006718 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	2000c0c0 	.word	0x2000c0c0

080011f4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80011f8:	4802      	ldr	r0, [pc, #8]	; (8001204 <SPI2_IRQHandler+0x10>)
 80011fa:	f004 ff99 	bl	8006130 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20001dcc 	.word	0x20001dcc

08001208 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800120c:	4802      	ldr	r0, [pc, #8]	; (8001218 <USB_IRQHandler+0x10>)
 800120e:	f002 fa42 	bl	8003696 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000cdd8 	.word	0x2000cdd8

0800121c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <_sbrk+0x50>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d102      	bne.n	8001232 <_sbrk+0x16>
		heap_end = &end;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <_sbrk+0x50>)
 800122e:	4a10      	ldr	r2, [pc, #64]	; (8001270 <_sbrk+0x54>)
 8001230:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <_sbrk+0x50>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <_sbrk+0x50>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4413      	add	r3, r2
 8001240:	466a      	mov	r2, sp
 8001242:	4293      	cmp	r3, r2
 8001244:	d907      	bls.n	8001256 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001246:	f00c fb43 	bl	800d8d0 <__errno>
 800124a:	4602      	mov	r2, r0
 800124c:	230c      	movs	r3, #12
 800124e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	e006      	b.n	8001264 <_sbrk+0x48>
	}

	heap_end += incr;
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <_sbrk+0x50>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	4a03      	ldr	r2, [pc, #12]	; (800126c <_sbrk+0x50>)
 8001260:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001262:	68fb      	ldr	r3, [r7, #12]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000210 	.word	0x20000210
 8001270:	2000d050 	.word	0x2000d050

08001274 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <SystemInit+0x64>)
 800127a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800127e:	4a16      	ldr	r2, [pc, #88]	; (80012d8 <SystemInit+0x64>)
 8001280:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001284:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001288:	4b14      	ldr	r3, [pc, #80]	; (80012dc <SystemInit+0x68>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a13      	ldr	r2, [pc, #76]	; (80012dc <SystemInit+0x68>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <SystemInit+0x68>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <SystemInit+0x68>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a0f      	ldr	r2, [pc, #60]	; (80012dc <SystemInit+0x68>)
 80012a0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80012a4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80012a8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <SystemInit+0x68>)
 80012ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012b0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012b2:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <SystemInit+0x68>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a09      	ldr	r2, [pc, #36]	; (80012dc <SystemInit+0x68>)
 80012b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012bc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <SystemInit+0x68>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012c4:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <SystemInit+0x64>)
 80012c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012ca:	609a      	str	r2, [r3, #8]
#endif
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000ed00 	.word	0xe000ed00
 80012dc:	40021000 	.word	0x40021000

080012e0 <UsbPrint>:
#include <stdio.h>
#include <stdarg.h>

/** USB DEBUGGING SECTION **/

uint8_t UsbPrint(const char *format, ...) {
 80012e0:	b40f      	push	{r0, r1, r2, r3}
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 80012e8:	2301      	movs	r3, #1
 80012ea:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (osMutexAcquire(print_mutex, 0U) == osOK) {
 80012ec:	4b14      	ldr	r3, [pc, #80]	; (8001340 <UsbPrint+0x60>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f008 fb30 	bl	8009958 <osMutexAcquire>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d118      	bne.n	8001330 <UsbPrint+0x50>
		va_list argptr;
		va_start(argptr, format);
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	603b      	str	r3, [r7, #0]
		vsnprintf(print_buffer, PRINT_BUFFER_LEN, format, argptr);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	21c8      	movs	r1, #200	; 0xc8
 800130a:	480e      	ldr	r0, [pc, #56]	; (8001344 <UsbPrint+0x64>)
 800130c:	f00c fb4a 	bl	800d9a4 <vsniprintf>
		va_end(argptr);
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
 8001310:	480c      	ldr	r0, [pc, #48]	; (8001344 <UsbPrint+0x64>)
 8001312:	f7fe ff5d 	bl	80001d0 <strlen>
 8001316:	4603      	mov	r3, r0
 8001318:	b29b      	uxth	r3, r3
 800131a:	4619      	mov	r1, r3
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <UsbPrint+0x64>)
 800131e:	f00b fe1b 	bl	800cf58 <CDC_Transmit_FS>
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
		osMutexRelease(print_mutex);
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <UsbPrint+0x60>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f008 fb72 	bl	8009a14 <osMutexRelease>
	}
#endif
	return ret;
 8001330:	79fb      	ldrb	r3, [r7, #7]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800133c:	b004      	add	sp, #16
 800133e:	4770      	bx	lr
 8001340:	2000c034 	.word	0x2000c034
 8001344:	20005f60 	.word	0x20005f60

08001348 <vTaskBaroRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskBaroRead(void *argument) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	; 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	int32_t temperature;
	int32_t pressure;

	/* needed for calculation of temperature and pressure. Is read out in initialization */
	uint16_t coefficients[6];
	vInitBaroRead(coefficients);
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	4618      	mov	r0, r3
 8001356:	f000 f839 	bl	80013cc <vInitBaroRead>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 800135a:	f008 f91d 	bl	8009598 <osKernelGetTickCount>
 800135e:	6278      	str	r0, [r7, #36]	; 0x24
	tick_update = osKernelGetTickFreq() / BARO_SAMPLING_FREQ;
 8001360:	f008 f942 	bl	80095e8 <osKernelGetTickFreq>
 8001364:	4602      	mov	r2, r0
 8001366:	4b16      	ldr	r3, [pc, #88]	; (80013c0 <vTaskBaroRead+0x78>)
 8001368:	fba3 2302 	umull	r2, r3, r3, r2
 800136c:	08db      	lsrs	r3, r3, #3
 800136e:	623b      	str	r3, [r7, #32]
	while (1) {
		tick_count += tick_update;
 8001370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001372:	6a3b      	ldr	r3, [r7, #32]
 8001374:	4413      	add	r3, r2
 8001376:	627b      	str	r3, [r7, #36]	; 0x24
		vReadBaro(&temperature, &pressure, coefficients);
 8001378:	f107 020c 	add.w	r2, r7, #12
 800137c:	f107 0118 	add.w	r1, r7, #24
 8001380:	f107 031c 	add.w	r3, r7, #28
 8001384:	4618      	mov	r0, r3
 8001386:	f000 f8ff 	bl	8001588 <vReadBaro>

//		UsbPrint("P: %ld; T: %ld; t: %ld\n", pressure,
//				temperature, tick_count);

		/* If the Mutex is acquired we write the data into the right variable */
		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <vTaskBaroRead+0x7c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f008 fae1 	bl	8009958 <osMutexAcquire>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d10d      	bne.n	80013b8 <vTaskBaroRead+0x70>
			baro_data_to_mb.temperature = temperature;
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	4a0a      	ldr	r2, [pc, #40]	; (80013c8 <vTaskBaroRead+0x80>)
 80013a0:	6053      	str	r3, [r2, #4]
			baro_data_to_mb.pressure = pressure;
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	4a08      	ldr	r2, [pc, #32]	; (80013c8 <vTaskBaroRead+0x80>)
 80013a6:	6013      	str	r3, [r2, #0]
			baro_data_to_mb.ts = tick_count;
 80013a8:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <vTaskBaroRead+0x80>)
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	6093      	str	r3, [r2, #8]
			osMutexRelease(baro_mutex);
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <vTaskBaroRead+0x7c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f008 fb2e 	bl	8009a14 <osMutexRelease>
		}

		osDelayUntil(tick_count);
 80013b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013ba:	f008 f9f3 	bl	80097a4 <osDelayUntil>
		tick_count += tick_update;
 80013be:	e7d7      	b.n	8001370 <vTaskBaroRead+0x28>
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	2000c0bc 	.word	0x2000c0bc
 80013c8:	20001d5c 	.word	0x20001d5c

080013cc <vInitBaroRead>:
	}
}

void vInitBaroRead(uint16_t coefficients[]) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	6078      	str	r0, [r7, #4]
	uint8_t command;
	uint8_t read_buffer[2];
	uint32_t wait_reset_time;
	wait_reset_time = 3 * osKernelGetTickFreq() / 1000;
 80013d4:	f008 f908 	bl	80095e8 <osKernelGetTickFreq>
 80013d8:	4602      	mov	r2, r0
 80013da:	4613      	mov	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	4413      	add	r3, r2
 80013e0:	4a67      	ldr	r2, [pc, #412]	; (8001580 <vInitBaroRead+0x1b4>)
 80013e2:	fba2 2303 	umull	r2, r3, r2, r3
 80013e6:	099b      	lsrs	r3, r3, #6
 80013e8:	60fb      	str	r3, [r7, #12]

	/* Reset */
	command = BARO_COMMAND_RESET;
 80013ea:	231e      	movs	r3, #30
 80013ec:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDRESS, &command, BARO_COMMAND_LENGTH,
 80013ee:	f107 020b 	add.w	r2, r7, #11
 80013f2:	230a      	movs	r3, #10
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	21ee      	movs	r1, #238	; 0xee
 80013fa:	4862      	ldr	r0, [pc, #392]	; (8001584 <vInitBaroRead+0x1b8>)
 80013fc:	f001 fbe0 	bl	8002bc0 <HAL_I2C_Master_Transmit>
	BARO_I2C_TIMEOUT);
	osDelay(wait_reset_time);
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	f008 f9a1 	bl	8009748 <osDelay>

	/* PROM Read (Coefficients) */
	READ_BARO_COEFF(0, command, coefficients);
 8001406:	23a2      	movs	r3, #162	; 0xa2
 8001408:	72fb      	strb	r3, [r7, #11]
 800140a:	f107 020b 	add.w	r2, r7, #11
 800140e:	230a      	movs	r3, #10
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2301      	movs	r3, #1
 8001414:	21ee      	movs	r1, #238	; 0xee
 8001416:	485b      	ldr	r0, [pc, #364]	; (8001584 <vInitBaroRead+0x1b8>)
 8001418:	f001 fbd2 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 800141c:	f107 0208 	add.w	r2, r7, #8
 8001420:	230a      	movs	r3, #10
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	2302      	movs	r3, #2
 8001426:	21ee      	movs	r1, #238	; 0xee
 8001428:	4856      	ldr	r0, [pc, #344]	; (8001584 <vInitBaroRead+0x1b8>)
 800142a:	f001 fcbd 	bl	8002da8 <HAL_I2C_Master_Receive>
 800142e:	7a3b      	ldrb	r3, [r7, #8]
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7a7b      	ldrb	r3, [r7, #9]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21b      	sxth	r3, r3
 800143c:	b29a      	uxth	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(1, command, coefficients);
 8001442:	23a4      	movs	r3, #164	; 0xa4
 8001444:	72fb      	strb	r3, [r7, #11]
 8001446:	f107 020b 	add.w	r2, r7, #11
 800144a:	230a      	movs	r3, #10
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	21ee      	movs	r1, #238	; 0xee
 8001452:	484c      	ldr	r0, [pc, #304]	; (8001584 <vInitBaroRead+0x1b8>)
 8001454:	f001 fbb4 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001458:	f107 0208 	add.w	r2, r7, #8
 800145c:	230a      	movs	r3, #10
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	2302      	movs	r3, #2
 8001462:	21ee      	movs	r1, #238	; 0xee
 8001464:	4847      	ldr	r0, [pc, #284]	; (8001584 <vInitBaroRead+0x1b8>)
 8001466:	f001 fc9f 	bl	8002da8 <HAL_I2C_Master_Receive>
 800146a:	7a3b      	ldrb	r3, [r7, #8]
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	7a7b      	ldrb	r3, [r7, #9]
 8001472:	b21b      	sxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b21a      	sxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3302      	adds	r3, #2
 800147c:	b292      	uxth	r2, r2
 800147e:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(2, command, coefficients);
 8001480:	23a6      	movs	r3, #166	; 0xa6
 8001482:	72fb      	strb	r3, [r7, #11]
 8001484:	f107 020b 	add.w	r2, r7, #11
 8001488:	230a      	movs	r3, #10
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2301      	movs	r3, #1
 800148e:	21ee      	movs	r1, #238	; 0xee
 8001490:	483c      	ldr	r0, [pc, #240]	; (8001584 <vInitBaroRead+0x1b8>)
 8001492:	f001 fb95 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001496:	f107 0208 	add.w	r2, r7, #8
 800149a:	230a      	movs	r3, #10
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2302      	movs	r3, #2
 80014a0:	21ee      	movs	r1, #238	; 0xee
 80014a2:	4838      	ldr	r0, [pc, #224]	; (8001584 <vInitBaroRead+0x1b8>)
 80014a4:	f001 fc80 	bl	8002da8 <HAL_I2C_Master_Receive>
 80014a8:	7a3b      	ldrb	r3, [r7, #8]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	7a7b      	ldrb	r3, [r7, #9]
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	4313      	orrs	r3, r2
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3304      	adds	r3, #4
 80014ba:	b292      	uxth	r2, r2
 80014bc:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(3, command, coefficients);
 80014be:	23a8      	movs	r3, #168	; 0xa8
 80014c0:	72fb      	strb	r3, [r7, #11]
 80014c2:	f107 020b 	add.w	r2, r7, #11
 80014c6:	230a      	movs	r3, #10
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	2301      	movs	r3, #1
 80014cc:	21ee      	movs	r1, #238	; 0xee
 80014ce:	482d      	ldr	r0, [pc, #180]	; (8001584 <vInitBaroRead+0x1b8>)
 80014d0:	f001 fb76 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 80014d4:	f107 0208 	add.w	r2, r7, #8
 80014d8:	230a      	movs	r3, #10
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2302      	movs	r3, #2
 80014de:	21ee      	movs	r1, #238	; 0xee
 80014e0:	4828      	ldr	r0, [pc, #160]	; (8001584 <vInitBaroRead+0x1b8>)
 80014e2:	f001 fc61 	bl	8002da8 <HAL_I2C_Master_Receive>
 80014e6:	7a3b      	ldrb	r3, [r7, #8]
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	b21a      	sxth	r2, r3
 80014ec:	7a7b      	ldrb	r3, [r7, #9]
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	b21a      	sxth	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3306      	adds	r3, #6
 80014f8:	b292      	uxth	r2, r2
 80014fa:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(4, command, coefficients);
 80014fc:	23aa      	movs	r3, #170	; 0xaa
 80014fe:	72fb      	strb	r3, [r7, #11]
 8001500:	f107 020b 	add.w	r2, r7, #11
 8001504:	230a      	movs	r3, #10
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	2301      	movs	r3, #1
 800150a:	21ee      	movs	r1, #238	; 0xee
 800150c:	481d      	ldr	r0, [pc, #116]	; (8001584 <vInitBaroRead+0x1b8>)
 800150e:	f001 fb57 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001512:	f107 0208 	add.w	r2, r7, #8
 8001516:	230a      	movs	r3, #10
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2302      	movs	r3, #2
 800151c:	21ee      	movs	r1, #238	; 0xee
 800151e:	4819      	ldr	r0, [pc, #100]	; (8001584 <vInitBaroRead+0x1b8>)
 8001520:	f001 fc42 	bl	8002da8 <HAL_I2C_Master_Receive>
 8001524:	7a3b      	ldrb	r3, [r7, #8]
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	b21a      	sxth	r2, r3
 800152a:	7a7b      	ldrb	r3, [r7, #9]
 800152c:	b21b      	sxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b21a      	sxth	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	3308      	adds	r3, #8
 8001536:	b292      	uxth	r2, r2
 8001538:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(5, command, coefficients);
 800153a:	23ac      	movs	r3, #172	; 0xac
 800153c:	72fb      	strb	r3, [r7, #11]
 800153e:	f107 020b 	add.w	r2, r7, #11
 8001542:	230a      	movs	r3, #10
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2301      	movs	r3, #1
 8001548:	21ee      	movs	r1, #238	; 0xee
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <vInitBaroRead+0x1b8>)
 800154c:	f001 fb38 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001550:	f107 0208 	add.w	r2, r7, #8
 8001554:	230a      	movs	r3, #10
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2302      	movs	r3, #2
 800155a:	21ee      	movs	r1, #238	; 0xee
 800155c:	4809      	ldr	r0, [pc, #36]	; (8001584 <vInitBaroRead+0x1b8>)
 800155e:	f001 fc23 	bl	8002da8 <HAL_I2C_Master_Receive>
 8001562:	7a3b      	ldrb	r3, [r7, #8]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	b21a      	sxth	r2, r3
 8001568:	7a7b      	ldrb	r3, [r7, #9]
 800156a:	b21b      	sxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b21a      	sxth	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	330a      	adds	r3, #10
 8001574:	b292      	uxth	r2, r2
 8001576:	801a      	strh	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	10624dd3 	.word	0x10624dd3
 8001584:	20001ee8 	.word	0x20001ee8

08001588 <vReadBaro>:

void vReadBaro(int32_t *temperature, int32_t *pressure, uint16_t coefficients[]) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	; 0x30
 800158c:	af02      	add	r7, sp, #8
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
	uint8_t read_buffer[3];
	uint32_t wait_time_OSR;

	switch (BARO_OSR) {
	case 0:
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
 8001594:	f008 f828 	bl	80095e8 <osKernelGetTickFreq>
 8001598:	4602      	mov	r2, r0
 800159a:	4b36      	ldr	r3, [pc, #216]	; (8001674 <vReadBaro+0xec>)
 800159c:	fba3 2302 	umull	r2, r3, r3, r2
 80015a0:	099b      	lsrs	r3, r3, #6
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
 80015a4:	2340      	movs	r3, #64	; 0x40
 80015a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80015aa:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80015ae:	230a      	movs	r3, #10
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2301      	movs	r3, #1
 80015b4:	21ee      	movs	r1, #238	; 0xee
 80015b6:	4830      	ldr	r0, [pc, #192]	; (8001678 <vReadBaro+0xf0>)
 80015b8:	f001 fb02 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 80015bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015be:	f008 f8c3 	bl	8009748 <osDelay>
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80015c8:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80015cc:	230a      	movs	r3, #10
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2301      	movs	r3, #1
 80015d2:	21ee      	movs	r1, #238	; 0xee
 80015d4:	4828      	ldr	r0, [pc, #160]	; (8001678 <vReadBaro+0xf0>)
 80015d6:	f001 faf3 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 80015da:	f107 0214 	add.w	r2, r7, #20
 80015de:	230a      	movs	r3, #10
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	2303      	movs	r3, #3
 80015e4:	21ee      	movs	r1, #238	; 0xee
 80015e6:	4824      	ldr	r0, [pc, #144]	; (8001678 <vReadBaro+0xf0>)
 80015e8:	f001 fbde 	bl	8002da8 <HAL_I2C_Master_Receive>
 80015ec:	7d3b      	ldrb	r3, [r7, #20]
 80015ee:	041a      	lsls	r2, r3, #16
 80015f0:	7d7b      	ldrb	r3, [r7, #21]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	4313      	orrs	r3, r2
 80015f6:	7dba      	ldrb	r2, [r7, #22]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	2350      	movs	r3, #80	; 0x50
 80015fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001602:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8001606:	230a      	movs	r3, #10
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	2301      	movs	r3, #1
 800160c:	21ee      	movs	r1, #238	; 0xee
 800160e:	481a      	ldr	r0, [pc, #104]	; (8001678 <vReadBaro+0xf0>)
 8001610:	f001 fad6 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001614:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001616:	f008 f897 	bl	8009748 <osDelay>
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001620:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8001624:	230a      	movs	r3, #10
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2301      	movs	r3, #1
 800162a:	21ee      	movs	r1, #238	; 0xee
 800162c:	4812      	ldr	r0, [pc, #72]	; (8001678 <vReadBaro+0xf0>)
 800162e:	f001 fac7 	bl	8002bc0 <HAL_I2C_Master_Transmit>
 8001632:	f107 0214 	add.w	r2, r7, #20
 8001636:	230a      	movs	r3, #10
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2303      	movs	r3, #3
 800163c:	21ee      	movs	r1, #238	; 0xee
 800163e:	480e      	ldr	r0, [pc, #56]	; (8001678 <vReadBaro+0xf0>)
 8001640:	f001 fbb2 	bl	8002da8 <HAL_I2C_Master_Receive>
 8001644:	7d3b      	ldrb	r3, [r7, #20]
 8001646:	041a      	lsls	r2, r3, #16
 8001648:	7d7b      	ldrb	r3, [r7, #21]
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	4313      	orrs	r3, r2
 800164e:	7dba      	ldrb	r2, [r7, #22]
 8001650:	4313      	orrs	r3, r2
 8001652:	61fb      	str	r3, [r7, #28]
 8001654:	f107 0118 	add.w	r1, r7, #24
 8001658:	f107 021c 	add.w	r2, r7, #28
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	460b      	mov	r3, r1
 8001662:	68b9      	ldr	r1, [r7, #8]
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f000 f809 	bl	800167c <vCalculateTempPressure>
				temperature_raw, temperature, pressure, coefficients)
		;
		break;
 800166a:	bf00      	nop
		/* defaults to OSR 256 */
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
				temperature_raw, temperature, pressure, coefficients)
		;
	}
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	; 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	10624dd3 	.word	0x10624dd3
 8001678:	20001ee8 	.word	0x20001ee8

0800167c <vCalculateTempPressure>:

/* this is how we have to calculate temperature and Pressure which is written in the Datasheet */
void vCalculateTempPressure(int32_t *temperature, int32_t *pressure,
		uint32_t *temperature_raw, uint32_t *pressure_raw,
		uint16_t coefficients[]) {
 800167c:	e92d 0bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp}
 8001680:	b08b      	sub	sp, #44	; 0x2c
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
 800168a:	603b      	str	r3, [r7, #0]
	int64_t dT;
	int64_t OFF, SENS;

	dT = *temperature_raw - ((uint32_t) coefficients[4] << 8);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001692:	3308      	adds	r3, #8
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	f04f 0400 	mov.w	r4, #0
 800169e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	/* Temperature in 2000  = 20.00 C */
	*temperature = (int32_t) 2000 + (dT * coefficients[5] >> 23);
 80016a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016a4:	330a      	adds	r3, #10
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	f04f 0400 	mov.w	r4, #0
 80016ae:	6a3a      	ldr	r2, [r7, #32]
 80016b0:	fb04 f102 	mul.w	r1, r4, r2
 80016b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b6:	fb03 f202 	mul.w	r2, r3, r2
 80016ba:	440a      	add	r2, r1
 80016bc:	6a39      	ldr	r1, [r7, #32]
 80016be:	fba1 3403 	umull	r3, r4, r1, r3
 80016c2:	4422      	add	r2, r4
 80016c4:	4614      	mov	r4, r2
 80016c6:	f04f 0100 	mov.w	r1, #0
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	0dd9      	lsrs	r1, r3, #23
 80016d0:	ea41 2144 	orr.w	r1, r1, r4, lsl #9
 80016d4:	15e2      	asrs	r2, r4, #23
 80016d6:	460b      	mov	r3, r1
 80016d8:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80016dc:	461a      	mov	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	601a      	str	r2, [r3, #0]

	OFF = ((int64_t) coefficients[1] << 17) + ((coefficients[3] * dT) >> 6);
 80016e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016e4:	3302      	adds	r3, #2
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	f04f 0400 	mov.w	r4, #0
 80016ee:	ea4f 39d3 	mov.w	r9, r3, lsr #15
 80016f2:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80016f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016f8:	3306      	adds	r3, #6
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	f04f 0400 	mov.w	r4, #0
 8001702:	6a3a      	ldr	r2, [r7, #32]
 8001704:	fb04 f102 	mul.w	r1, r4, r2
 8001708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800170a:	fb03 f202 	mul.w	r2, r3, r2
 800170e:	1888      	adds	r0, r1, r2
 8001710:	6a3a      	ldr	r2, [r7, #32]
 8001712:	fba2 1203 	umull	r1, r2, r2, r3
 8001716:	1883      	adds	r3, r0, r2
 8001718:	461a      	mov	r2, r3
 800171a:	f04f 0b00 	mov.w	fp, #0
 800171e:	f04f 0c00 	mov.w	ip, #0
 8001722:	ea4f 1b91 	mov.w	fp, r1, lsr #6
 8001726:	ea4b 6b82 	orr.w	fp, fp, r2, lsl #26
 800172a:	ea4f 1ca2 	mov.w	ip, r2, asr #6
 800172e:	eb1b 0308 	adds.w	r3, fp, r8
 8001732:	eb4c 0409 	adc.w	r4, ip, r9
 8001736:	e9c7 3406 	strd	r3, r4, [r7, #24]
	SENS = ((int64_t) coefficients[0] << 16) + ((coefficients[2] * dT) >> 7);
 800173a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	b29b      	uxth	r3, r3
 8001740:	f04f 0400 	mov.w	r4, #0
 8001744:	0c1e      	lsrs	r6, r3, #16
 8001746:	041d      	lsls	r5, r3, #16
 8001748:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800174a:	3304      	adds	r3, #4
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	b29b      	uxth	r3, r3
 8001750:	f04f 0400 	mov.w	r4, #0
 8001754:	6a3a      	ldr	r2, [r7, #32]
 8001756:	fb04 f102 	mul.w	r1, r4, r2
 800175a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800175c:	fb03 f202 	mul.w	r2, r3, r2
 8001760:	1888      	adds	r0, r1, r2
 8001762:	6a3a      	ldr	r2, [r7, #32]
 8001764:	fba2 1203 	umull	r1, r2, r2, r3
 8001768:	1883      	adds	r3, r0, r2
 800176a:	461a      	mov	r2, r3
 800176c:	f04f 0800 	mov.w	r8, #0
 8001770:	f04f 0900 	mov.w	r9, #0
 8001774:	ea4f 18d1 	mov.w	r8, r1, lsr #7
 8001778:	ea48 6842 	orr.w	r8, r8, r2, lsl #25
 800177c:	ea4f 19e2 	mov.w	r9, r2, asr #7
 8001780:	eb18 0305 	adds.w	r3, r8, r5
 8001784:	eb49 0406 	adc.w	r4, r9, r6
 8001788:	e9c7 3404 	strd	r3, r4, [r7, #16]
	/* Pressure in 110002 = 1100.02 mbar */
	*pressure = (int32_t) ((((*pressure_raw * SENS) >> 21) - OFF) >> 15);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f04f 0400 	mov.w	r4, #0
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	fb04 f102 	mul.w	r1, r4, r2
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	fb03 f202 	mul.w	r2, r3, r2
 80017a0:	1888      	adds	r0, r1, r2
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	fba2 1203 	umull	r1, r2, r2, r3
 80017a8:	1883      	adds	r3, r0, r2
 80017aa:	461a      	mov	r2, r3
 80017ac:	f04f 0300 	mov.w	r3, #0
 80017b0:	f04f 0400 	mov.w	r4, #0
 80017b4:	0d4b      	lsrs	r3, r1, #21
 80017b6:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 80017ba:	1554      	asrs	r4, r2, #21
 80017bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80017c0:	1a5b      	subs	r3, r3, r1
 80017c2:	eb64 0402 	sbc.w	r4, r4, r2
 80017c6:	461d      	mov	r5, r3
 80017c8:	4626      	mov	r6, r4
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	f04f 0400 	mov.w	r4, #0
 80017d2:	0beb      	lsrs	r3, r5, #15
 80017d4:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 80017d8:	13f4      	asrs	r4, r6, #15
 80017da:	461a      	mov	r2, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	601a      	str	r2, [r3, #0]
}
 80017e0:	bf00      	nop
 80017e2:	372c      	adds	r7, #44	; 0x2c
 80017e4:	46bd      	mov	sp, r7
 80017e6:	e8bd 0bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp}
 80017ea:	4770      	bx	lr

080017ec <vTaskImuRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskImuRead(void *argument) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b092      	sub	sp, #72	; 0x48
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	uint32_t tick_count, tick_update;

	/* initialize data variables */
	uint32_t gyroscope_data[3] = { 5, 10, 15 }; /* 0 = x, 1 = y, 2 = z */
 80017f4:	4a4d      	ldr	r2, [pc, #308]	; (800192c <vTaskImuRead+0x140>)
 80017f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80017fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint32_t acceleration[3] = { 50, 100, 200 }; /* 0 = x, 1 = y, 2 = z */
 8001800:	4a4b      	ldr	r2, [pc, #300]	; (8001930 <vTaskImuRead+0x144>)
 8001802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001806:	ca07      	ldmia	r2, {r0, r1, r2}
 8001808:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/* initialize counter as we want to average over 4 samples every time */
	int8_t counter = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	/* initialize queue message */
	imu_data_t queue_data = { 0 };
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	60da      	str	r2, [r3, #12]
 8001820:	611a      	str	r2, [r3, #16]
 8001822:	615a      	str	r2, [r3, #20]
 8001824:	619a      	str	r2, [r3, #24]

	vInitImu20600Read();
 8001826:	f000 f889 	bl	800193c <vInitImu20600Read>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 800182a:	f007 feb5 	bl	8009598 <osKernelGetTickCount>
 800182e:	6478      	str	r0, [r7, #68]	; 0x44
	tick_update = osKernelGetTickFreq() / IMU20601_SAMPLING_FREQ;
 8001830:	f007 feda 	bl	80095e8 <osKernelGetTickFreq>
 8001834:	4602      	mov	r2, r0
 8001836:	4b3f      	ldr	r3, [pc, #252]	; (8001934 <vTaskImuRead+0x148>)
 8001838:	fba3 2302 	umull	r2, r3, r3, r2
 800183c:	08db      	lsrs	r3, r3, #3
 800183e:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (;;) {
		tick_count += tick_update;
 8001840:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001844:	4413      	add	r3, r2
 8001846:	647b      	str	r3, [r7, #68]	; 0x44
		vReadImu20600(gyroscope_data, acceleration);
 8001848:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800184c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001850:	4611      	mov	r1, r2
 8001852:	4618      	mov	r0, r3
 8001854:	f000 fb20 	bl	8001e98 <vReadImu20600>
//		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
//				gyroscope_data[0], gyroscope_data[1], gyroscope_data[2],
//				acceleration[0], acceleration[1], acceleration[2], tick_count);

		//TODO [nstojosk] : can this overflow?
		queue_data.gyro_x += gyroscope_data[0];
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	461a      	mov	r2, r3
 800185c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800185e:	4413      	add	r3, r2
 8001860:	60bb      	str	r3, [r7, #8]
		queue_data.gyro_y += gyroscope_data[1];
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	461a      	mov	r2, r3
 8001866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001868:	4413      	add	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
		queue_data.gyro_z += gyroscope_data[2];
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	461a      	mov	r2, r3
 8001870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001872:	4413      	add	r3, r2
 8001874:	613b      	str	r3, [r7, #16]
		queue_data.acc_x += acceleration[0];
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	461a      	mov	r2, r3
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	4413      	add	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
		queue_data.acc_y += acceleration[1];
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	461a      	mov	r2, r3
 8001884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001886:	4413      	add	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
		queue_data.acc_z += acceleration[2];
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	461a      	mov	r2, r3
 800188e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001890:	4413      	add	r3, r2
 8001892:	61fb      	str	r3, [r7, #28]
		++counter;
 8001894:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001898:	3301      	adds	r3, #1
 800189a:	b2db      	uxtb	r3, r3
 800189c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (counter == 4) {
 80018a0:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80018a4:	2b04      	cmp	r3, #4
 80018a6:	d13d      	bne.n	8001924 <vTaskImuRead+0x138>
			/* reset counter */
			counter = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			/* Average Data */
			queue_data.gyro_x /= 4;
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	da00      	bge.n	80018b6 <vTaskImuRead+0xca>
 80018b4:	3303      	adds	r3, #3
 80018b6:	109b      	asrs	r3, r3, #2
 80018b8:	60bb      	str	r3, [r7, #8]
			queue_data.gyro_y /= 4;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	da00      	bge.n	80018c2 <vTaskImuRead+0xd6>
 80018c0:	3303      	adds	r3, #3
 80018c2:	109b      	asrs	r3, r3, #2
 80018c4:	60fb      	str	r3, [r7, #12]
			queue_data.gyro_z /= 4;
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da00      	bge.n	80018ce <vTaskImuRead+0xe2>
 80018cc:	3303      	adds	r3, #3
 80018ce:	109b      	asrs	r3, r3, #2
 80018d0:	613b      	str	r3, [r7, #16]
			queue_data.acc_x /= 4;
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	da00      	bge.n	80018da <vTaskImuRead+0xee>
 80018d8:	3303      	adds	r3, #3
 80018da:	109b      	asrs	r3, r3, #2
 80018dc:	617b      	str	r3, [r7, #20]
			queue_data.acc_y /= 4;
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	da00      	bge.n	80018e6 <vTaskImuRead+0xfa>
 80018e4:	3303      	adds	r3, #3
 80018e6:	109b      	asrs	r3, r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
			queue_data.acc_z /= 4;
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	da00      	bge.n	80018f2 <vTaskImuRead+0x106>
 80018f0:	3303      	adds	r3, #3
 80018f2:	109b      	asrs	r3, r3, #2
 80018f4:	61fb      	str	r3, [r7, #28]
			/* I dont know it this works with the overflow of the tick_count! */
			queue_data.ts = tick_count;
 80018f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018f8:	623b      	str	r3, [r7, #32]

			/* Send Data to Queue */
			osMessageQueuePut(preprocess_queue, &queue_data, 0U, 0U);
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <vTaskImuRead+0x14c>)
 80018fc:	6818      	ldr	r0, [r3, #0]
 80018fe:	f107 0108 	add.w	r1, r7, #8
 8001902:	2300      	movs	r3, #0
 8001904:	2200      	movs	r2, #0
 8001906:	f008 f95b 	bl	8009bc0 <osMessageQueuePut>

			/* reset queue value */
			queue_data = EMPTY_IMU;
 800190a:	f107 0308 	add.w	r3, r7, #8
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]
 800191a:	615a      	str	r2, [r3, #20]
 800191c:	619a      	str	r2, [r3, #24]
			counter = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
		osDelayUntil(tick_count);
 8001924:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001926:	f007 ff3d 	bl	80097a4 <osDelayUntil>
		tick_count += tick_update;
 800192a:	e789      	b.n	8001840 <vTaskImuRead+0x54>
 800192c:	0800e230 	.word	0x0800e230
 8001930:	0800e23c 	.word	0x0800e23c
 8001934:	cccccccd 	.word	0xcccccccd
 8001938:	20001dc8 	.word	0x20001dc8

0800193c <vInitImu20600Read>:
	}
}

void vInitImu20600Read() {
 800193c:	b5b0      	push	{r4, r5, r7, lr}
 800193e:	b092      	sub	sp, #72	; 0x48
 8001940:	af04      	add	r7, sp, #16
	osDelayUntil(2000);
 8001942:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001946:	f007 ff2d 	bl	80097a4 <osDelayUntil>
	while (1) {
		HAL_Delay(100);
 800194a:	2064      	movs	r0, #100	; 0x64
 800194c:	f000 fdd0 	bl	80024f0 <HAL_Delay>
		/* sensor management 1 */
		/* Reset Sensor */
		uint8_t register_sensor_powerMgmt1[2] = { 0 };
 8001950:	2300      	movs	r3, #0
 8001952:	86bb      	strh	r3, [r7, #52]	; 0x34
		register_sensor_powerMgmt1[0] = IMU20601_COMMAND_POWER_MANAGMENT1_WRITE;
 8001954:	236b      	movs	r3, #107	; 0x6b
 8001956:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		register_sensor_powerMgmt1[1] =
				(reset_conf << 7 | SENS_sleep_EN << 6 | SENS_clk_src << 0);
 800195a:	2301      	movs	r3, #1
 800195c:	01db      	lsls	r3, r3, #7
 800195e:	b25a      	sxtb	r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	019b      	lsls	r3, r3, #6
 8001964:	b25b      	sxtb	r3, r3
 8001966:	4313      	orrs	r3, r2
 8001968:	b25a      	sxtb	r2, r3
 800196a:	2301      	movs	r3, #1
 800196c:	b25b      	sxtb	r3, r3
 800196e:	4313      	orrs	r3, r2
 8001970:	b25b      	sxtb	r3, r3
 8001972:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt1[1] =
 8001974:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	2110      	movs	r1, #16
 800197c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001980:	f001 f876 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt1,
 8001984:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001988:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800198c:	2202      	movs	r2, #2
 800198e:	48e4      	ldr	r0, [pc, #912]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001990:	f003 ff2c 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	2110      	movs	r1, #16
 8001998:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800199c:	f001 f868 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80019a0:	2001      	movs	r0, #1
 80019a2:	f000 fda5 	bl	80024f0 <HAL_Delay>

		/* Wake Up Chip */
		register_sensor_powerMgmt1[1] =
				(SENS_sleep_EN << 6 | SENS_clk_src << 0);
 80019a6:	2300      	movs	r3, #0
 80019a8:	019b      	lsls	r3, r3, #6
 80019aa:	b25a      	sxtb	r2, r3
 80019ac:	2301      	movs	r3, #1
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt1[1] =
 80019b6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2110      	movs	r1, #16
 80019be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019c2:	f001 f855 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt1,
 80019c6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80019ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80019ce:	2202      	movs	r2, #2
 80019d0:	48d3      	ldr	r0, [pc, #844]	; (8001d20 <vInitImu20600Read+0x3e4>)
 80019d2:	f003 ff0b 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2110      	movs	r1, #16
 80019da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019de:	f001 f847 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80019e2:	2001      	movs	r0, #1
 80019e4:	f000 fd84 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		uint8_t tx = 0xEB;
 80019e8:	23eb      	movs	r3, #235	; 0xeb
 80019ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		uint8_t rx = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2110      	movs	r1, #16
 80019f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fc:	f001 f838 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001a00:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001a04:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a08:	2201      	movs	r2, #1
 8001a0a:	48c5      	ldr	r0, [pc, #788]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001a0c:	f003 feee 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001a10:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001a14:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a18:	2201      	movs	r2, #1
 8001a1a:	48c1      	ldr	r0, [pc, #772]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001a1c:	f004 f84c 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a20:	2201      	movs	r2, #1
 8001a22:	2110      	movs	r1, #16
 8001a24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a28:	f001 f822 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f000 fd5f 	bl	80024f0 <HAL_Delay>

		/* Disable I2C Mode */
		uint8_t register_sensor_control[2] = { 0 };
 8001a32:	2300      	movs	r3, #0
 8001a34:	863b      	strh	r3, [r7, #48]	; 0x30
		register_sensor_control[0] = IMU20601_COMMAND_USER_CONTROL_WRITE;
 8001a36:	236a      	movs	r3, #106	; 0x6a
 8001a38:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		register_sensor_control[1] = (SENS_FIFO_EN << 6 | I2C_DISABLE << 4 | 1);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	019b      	lsls	r3, r3, #6
 8001a40:	b25a      	sxtb	r2, r3
 8001a42:	2301      	movs	r3, #1
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	b25b      	sxtb	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b25b      	sxtb	r3, r3
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	b25b      	sxtb	r3, r3
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2110      	movs	r1, #16
 8001a5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a60:	f001 f806 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_sensor_control,
 8001a64:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001a68:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	48ac      	ldr	r0, [pc, #688]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001a70:	f003 febc 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	2110      	movs	r1, #16
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f000 fff8 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001a80:	2001      	movs	r0, #1
 8001a82:	f000 fd35 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0xEA;
 8001a86:	23ea      	movs	r3, #234	; 0xea
 8001a88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2110      	movs	r1, #16
 8001a96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a9a:	f000 ffe9 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001a9e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001aa2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	489d      	ldr	r0, [pc, #628]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001aaa:	f003 fe9f 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001aae:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001ab2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	4899      	ldr	r0, [pc, #612]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001aba:	f003 fffd 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2110      	movs	r1, #16
 8001ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac6:	f000 ffd3 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 fd10 	bl	80024f0 <HAL_Delay>

		/* Configure Gyroscope */
		uint8_t register_gyro_config[2] = { 0 };
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	85bb      	strh	r3, [r7, #44]	; 0x2c
		register_gyro_config[0] = IMU20601_COMMAND_GYROSCOPE_CONFIGURATION_WRITE;
 8001ad4:	231b      	movs	r3, #27
 8001ad6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001ada:	2300      	movs	r3, #0
 8001adc:	015b      	lsls	r3, r3, #5
 8001ade:	b25a      	sxtb	r2, r3
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	b25a      	sxtb	r2, r3
				| GYRO_FILTER);
 8001aea:	2302      	movs	r3, #2
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	4313      	orrs	r3, r2
 8001af0:	b25b      	sxtb	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001af4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2110      	movs	r1, #16
 8001afc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b00:	f000 ffb6 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_gyro_config,
 8001b04:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001b08:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	4884      	ldr	r0, [pc, #528]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001b10:	f003 fe6c 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2110      	movs	r1, #16
 8001b18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b1c:	f000 ffa8 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001b20:	2001      	movs	r0, #1
 8001b22:	f000 fce5 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0x9B;
 8001b26:	239b      	movs	r3, #155	; 0x9b
 8001b28:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2110      	movs	r1, #16
 8001b36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3a:	f000 ff99 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001b3e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001b42:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b46:	2201      	movs	r2, #1
 8001b48:	4875      	ldr	r0, [pc, #468]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001b4a:	f003 fe4f 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001b4e:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001b52:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b56:	2201      	movs	r2, #1
 8001b58:	4871      	ldr	r0, [pc, #452]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001b5a:	f003 ffad 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2110      	movs	r1, #16
 8001b62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b66:	f000 ff83 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	f000 fcc0 	bl	80024f0 <HAL_Delay>

		/* Configure Accelerometer */
		uint8_t register_acc_config[2] = { 0 };
 8001b70:	2300      	movs	r3, #0
 8001b72:	853b      	strh	r3, [r7, #40]	; 0x28
		register_acc_config[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION1_WRITE;
 8001b74:	231c      	movs	r3, #28
 8001b76:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		register_acc_config[1] = (ACC_SELFTEST << 5 | ACC_RANGE << 3);
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	015b      	lsls	r3, r3, #5
 8001b7e:	b25a      	sxtb	r2, r3
 8001b80:	2303      	movs	r3, #3
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	b25b      	sxtb	r3, r3
 8001b86:	4313      	orrs	r3, r2
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		uint8_t register_acc_config2[2] = { 0 };
 8001b90:	2300      	movs	r3, #0
 8001b92:	84bb      	strh	r3, [r7, #36]	; 0x24
		register_acc_config2[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION2_WRITE;
 8001b94:	231d      	movs	r3, #29
 8001b96:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		register_acc_config2[1] = (ACC_AVGFILTER << 3 | ACC_FILTER);
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	b25a      	sxtb	r2, r3
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	b25b      	sxtb	r3, r3
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2110      	movs	r1, #16
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb6:	f000 ff5b 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_acc_config,
 8001bba:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001bbe:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	4856      	ldr	r0, [pc, #344]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001bc6:	f003 fe11 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2110      	movs	r1, #16
 8001bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bd2:	f000 ff4d 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001bd6:	2001      	movs	r0, #1
 8001bd8:	f000 fc8a 	bl	80024f0 <HAL_Delay>

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2110      	movs	r1, #16
 8001be0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be4:	f000 ff44 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_acc_config2,
 8001be8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001bec:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	484b      	ldr	r0, [pc, #300]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001bf4:	f003 fdfa 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2110      	movs	r1, #16
 8001bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c00:	f000 ff36 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001c04:	2001      	movs	r0, #1
 8001c06:	f000 fc73 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0x9C;
 8001c0a:	239c      	movs	r3, #156	; 0x9c
 8001c0c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2110      	movs	r1, #16
 8001c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c1e:	f000 ff27 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001c22:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001c26:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	483c      	ldr	r0, [pc, #240]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001c2e:	f003 fddd 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001c32:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001c36:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4838      	ldr	r0, [pc, #224]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001c3e:	f003 ff3b 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c42:	2201      	movs	r2, #1
 8001c44:	2110      	movs	r1, #16
 8001c46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c4a:	f000 ff11 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001c4e:	2001      	movs	r0, #1
 8001c50:	f000 fc4e 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0x9D;
 8001c54:	239d      	movs	r3, #157	; 0x9d
 8001c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2110      	movs	r1, #16
 8001c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c68:	f000 ff02 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001c6c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001c70:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c74:	2201      	movs	r2, #1
 8001c76:	482a      	ldr	r0, [pc, #168]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001c78:	f003 fdb8 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001c7c:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001c80:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c84:	2201      	movs	r2, #1
 8001c86:	4826      	ldr	r0, [pc, #152]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001c88:	f003 ff16 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	2110      	movs	r1, #16
 8001c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c94:	f000 feec 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001c98:	2001      	movs	r0, #1
 8001c9a:	f000 fc29 	bl	80024f0 <HAL_Delay>

		/* FIFO disable */
		uint8_t register_FIFO[2] = { 0 };
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	843b      	strh	r3, [r7, #32]
		register_FIFO[0] = IMU20601_COMMAND_FIFO_ENABLE_WRITE;
 8001ca2:	2323      	movs	r3, #35	; 0x23
 8001ca4:	f887 3020 	strb.w	r3, [r7, #32]
		register_FIFO[1] = (GYRO_FIFO_EN << 4 | ACC_FIFO_EN << 3);
 8001ca8:	2300      	movs	r3, #0
 8001caa:	011b      	lsls	r3, r3, #4
 8001cac:	b25a      	sxtb	r2, r3
 8001cae:	2300      	movs	r3, #0
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	b25b      	sxtb	r3, r3
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2110      	movs	r1, #16
 8001cc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc6:	f000 fed3 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_FIFO,
 8001cca:	f107 0120 	add.w	r1, r7, #32
 8001cce:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	4812      	ldr	r0, [pc, #72]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001cd6:	f003 fd89 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH,
				IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001cda:	2201      	movs	r2, #1
 8001cdc:	2110      	movs	r1, #16
 8001cde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce2:	f000 fec5 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f000 fc02 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0xA3;
 8001cec:	23a3      	movs	r3, #163	; 0xa3
 8001cee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2110      	movs	r1, #16
 8001cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d00:	f000 feb6 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001d04:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001d08:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	4804      	ldr	r0, [pc, #16]	; (8001d20 <vInitImu20600Read+0x3e4>)
 8001d10:	f003 fd6c 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001d14:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001d18:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	e001      	b.n	8001d24 <vInitImu20600Read+0x3e8>
 8001d20:	2000c038 	.word	0x2000c038
 8001d24:	485a      	ldr	r0, [pc, #360]	; (8001e90 <vInitImu20600Read+0x554>)
 8001d26:	f003 fec7 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	2110      	movs	r1, #16
 8001d2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d32:	f000 fe9d 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001d36:	2001      	movs	r0, #1
 8001d38:	f000 fbda 	bl	80024f0 <HAL_Delay>


		/* sensor management 2 */
		uint8_t register_sensor_powerMgmt2[2] = { 0 };
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	83bb      	strh	r3, [r7, #28]
		register_sensor_powerMgmt2[0] = IMU20601_COMMAND_POWER_MANAGMENT2_WRITE;
 8001d40:	236c      	movs	r3, #108	; 0x6c
 8001d42:	773b      	strb	r3, [r7, #28]
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001d44:	2300      	movs	r3, #0
 8001d46:	00db      	lsls	r3, r3, #3
				| SENS_gyri_axis_EN << 0);
 8001d48:	b25a      	sxtb	r2, r3
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b25b      	sxtb	r3, r3
 8001d52:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001d54:	777b      	strb	r3, [r7, #29]

		/* Write Register */

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2110      	movs	r1, #16
 8001d5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d5e:	f000 fe87 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt2,
 8001d62:	f107 011c 	add.w	r1, r7, #28
 8001d66:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	4848      	ldr	r0, [pc, #288]	; (8001e90 <vInitImu20600Read+0x554>)
 8001d6e:	f003 fd3d 	bl	80057ec <HAL_SPI_Transmit>
				IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d72:	2201      	movs	r2, #1
 8001d74:	2110      	movs	r1, #16
 8001d76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7a:	f000 fe79 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001d7e:	2001      	movs	r0, #1
 8001d80:	f000 fbb6 	bl	80024f0 <HAL_Delay>

		/* Read Register */

		tx = 0xEC;
 8001d84:	23ec      	movs	r3, #236	; 0xec
 8001d86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2110      	movs	r1, #16
 8001d94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d98:	f000 fe6a 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &tx,
 8001d9c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001da0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001da4:	2201      	movs	r2, #1
 8001da6:	483a      	ldr	r0, [pc, #232]	; (8001e90 <vInitImu20600Read+0x554>)
 8001da8:	f003 fd20 	bl	80057ec <HAL_SPI_Transmit>
				1, IMU20601_SPI_TIMEOUT);
		HAL_SPI_Receive(&hspi1, &rx,
 8001dac:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001db0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001db4:	2201      	movs	r2, #1
 8001db6:	4836      	ldr	r0, [pc, #216]	; (8001e90 <vInitImu20600Read+0x554>)
 8001db8:	f003 fe7e 	bl	8005ab8 <HAL_SPI_Receive>
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	2110      	movs	r1, #16
 8001dc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dc4:	f000 fe54 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f000 fb91 	bl	80024f0 <HAL_Delay>

		uint8_t commandaccread = IMU20601_COMMAND_GYRO_READ;
 8001dce:	23c3      	movs	r3, #195	; 0xc3
 8001dd0:	76fb      	strb	r3, [r7, #27]
		uint8_t commandaccread2 = IMU20601_COMMAND_GYRO_READ + 1;
 8001dd2:	23c4      	movs	r3, #196	; 0xc4
 8001dd4:	76bb      	strb	r3, [r7, #26]
		volatile uint8_t read = 0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	767b      	strb	r3, [r7, #25]
		volatile uint8_t read2 = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2110      	movs	r1, #16
 8001de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de6:	f000 fe43 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &commandaccread, 1, IMU20601_SPI_TIMEOUT);
 8001dea:	f107 011b 	add.w	r1, r7, #27
 8001dee:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001df2:	2201      	movs	r2, #1
 8001df4:	4826      	ldr	r0, [pc, #152]	; (8001e90 <vInitImu20600Read+0x554>)
 8001df6:	f003 fcf9 	bl	80057ec <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &read, 1, IMU20601_SPI_TIMEOUT);
 8001dfa:	f107 0119 	add.w	r1, r7, #25
 8001dfe:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e02:	2201      	movs	r2, #1
 8001e04:	4822      	ldr	r0, [pc, #136]	; (8001e90 <vInitImu20600Read+0x554>)
 8001e06:	f003 fe57 	bl	8005ab8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	2110      	movs	r1, #16
 8001e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e12:	f000 fe2d 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001e16:	2001      	movs	r0, #1
 8001e18:	f000 fb6a 	bl	80024f0 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2110      	movs	r1, #16
 8001e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e24:	f000 fe24 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &commandaccread2, 1, IMU20601_SPI_TIMEOUT);
 8001e28:	f107 011a 	add.w	r1, r7, #26
 8001e2c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e30:	2201      	movs	r2, #1
 8001e32:	4817      	ldr	r0, [pc, #92]	; (8001e90 <vInitImu20600Read+0x554>)
 8001e34:	f003 fcda 	bl	80057ec <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &read2, 1, IMU20601_SPI_TIMEOUT);
 8001e38:	f107 0118 	add.w	r1, r7, #24
 8001e3c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e40:	2201      	movs	r2, #1
 8001e42:	4813      	ldr	r0, [pc, #76]	; (8001e90 <vInitImu20600Read+0x554>)
 8001e44:	f003 fe38 	bl	8005ab8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001e48:	2201      	movs	r2, #1
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e50:	f000 fe0e 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001e54:	2001      	movs	r0, #1
 8001e56:	f000 fb4b 	bl	80024f0 <HAL_Delay>


		/* Test if what we measure is possible */
		uint32_t gyroscope_data[3]; /* 0 = x, 1 = y, 2 = z */
		uint32_t acceleration[3]; /* 0 = x, 1 = y, 2 = z */
		vReadImu20600(gyroscope_data, acceleration);
 8001e5a:	463a      	mov	r2, r7
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	4611      	mov	r1, r2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f818 	bl	8001e98 <vReadImu20600>
		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld\n",
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	693c      	ldr	r4, [r7, #16]
 8001e6c:	697d      	ldr	r5, [r7, #20]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	68b9      	ldr	r1, [r7, #8]
 8001e74:	9102      	str	r1, [sp, #8]
 8001e76:	9201      	str	r2, [sp, #4]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	462b      	mov	r3, r5
 8001e7c:	4622      	mov	r2, r4
 8001e7e:	4601      	mov	r1, r0
 8001e80:	4804      	ldr	r0, [pc, #16]	; (8001e94 <vInitImu20600Read+0x558>)
 8001e82:	f7ff fa2d 	bl	80012e0 <UsbPrint>
//		if (((abs_value > 0.25 && abs_value < 2.25)
//				&& (gyroscope_data[0] > -50 && gyroscope_data[0] < 50
//						&& gyroscope_data[1] > -50 && gyroscope_data[1] < 50
//						&& gyroscope_data[2] > -50 && gyroscope_data[2] < 50))) {
			/* initialization successful */
			break;
 8001e86:	bf00      	nop
//		}
	}
}
 8001e88:	bf00      	nop
 8001e8a:	3738      	adds	r7, #56	; 0x38
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e90:	2000c038 	.word	0x2000c038
 8001e94:	0800e248 	.word	0x0800e248

08001e98 <vReadImu20600>:

void vReadImu20600(uint32_t gyroscope_data[], uint32_t acceleration[]) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]

	/* Read Accelerometer Data */
	uint8_t bufferAcc[6] = { 0 };
 8001ea2:	f107 0318 	add.w	r3, r7, #24
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	809a      	strh	r2, [r3, #4]
	uint8_t commandaccread = IMU20601_COMMAND_ACC_READ;
 8001eac:	23bb      	movs	r3, #187	; 0xbb
 8001eae:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2110      	movs	r1, #16
 8001eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb8:	f000 fdda 	bl	8002a70 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandaccread, 1, IMU20601_SPI_TIMEOUT);
 8001ebc:	f107 0117 	add.w	r1, r7, #23
 8001ec0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	4834      	ldr	r0, [pc, #208]	; (8001f98 <vReadImu20600+0x100>)
 8001ec8:	f003 fc90 	bl	80057ec <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferAcc, 6, IMU20601_SPI_TIMEOUT);
 8001ecc:	f107 0118 	add.w	r1, r7, #24
 8001ed0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ed4:	2206      	movs	r2, #6
 8001ed6:	4830      	ldr	r0, [pc, #192]	; (8001f98 <vReadImu20600+0x100>)
 8001ed8:	f003 fdee 	bl	8005ab8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2110      	movs	r1, #16
 8001ee0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee4:	f000 fdc4 	bl	8002a70 <HAL_GPIO_WritePin>

	acceleration[0] = bufferAcc[0] << 8 | bufferAcc[1];
 8001ee8:	7e3b      	ldrb	r3, [r7, #24]
 8001eea:	021b      	lsls	r3, r3, #8
 8001eec:	7e7a      	ldrb	r2, [r7, #25]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	601a      	str	r2, [r3, #0]
	acceleration[1] = bufferAcc[2] << 8 | bufferAcc[3];
 8001ef6:	7ebb      	ldrb	r3, [r7, #26]
 8001ef8:	021b      	lsls	r3, r3, #8
 8001efa:	7efa      	ldrb	r2, [r7, #27]
 8001efc:	431a      	orrs	r2, r3
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	3304      	adds	r3, #4
 8001f02:	601a      	str	r2, [r3, #0]
	acceleration[2] = bufferAcc[4] << 8 | bufferAcc[5];
 8001f04:	7f3b      	ldrb	r3, [r7, #28]
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	7f7a      	ldrb	r2, [r7, #29]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	3308      	adds	r3, #8
 8001f10:	601a      	str	r2, [r3, #0]

	/* Read Gyroscope Data */
	uint8_t bufferGyro[6] = { 0 };
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	809a      	strh	r2, [r3, #4]
	uint8_t gyro[3] = { 0 };
 8001f1c:	f107 030c 	add.w	r3, r7, #12
 8001f20:	2100      	movs	r1, #0
 8001f22:	460a      	mov	r2, r1
 8001f24:	801a      	strh	r2, [r3, #0]
 8001f26:	460a      	mov	r2, r1
 8001f28:	709a      	strb	r2, [r3, #2]
	uint8_t commandgyroread = IMU20601_COMMAND_GYRO_READ;
 8001f2a:	23c3      	movs	r3, #195	; 0xc3
 8001f2c:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2110      	movs	r1, #16
 8001f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f36:	f000 fd9b 	bl	8002a70 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandgyroread, 1, IMU20601_SPI_TIMEOUT);
 8001f3a:	f107 010b 	add.w	r1, r7, #11
 8001f3e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f42:	2201      	movs	r2, #1
 8001f44:	4814      	ldr	r0, [pc, #80]	; (8001f98 <vReadImu20600+0x100>)
 8001f46:	f003 fc51 	bl	80057ec <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferGyro, 6, IMU20601_SPI_TIMEOUT);
 8001f4a:	f107 0110 	add.w	r1, r7, #16
 8001f4e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f52:	2206      	movs	r2, #6
 8001f54:	4810      	ldr	r0, [pc, #64]	; (8001f98 <vReadImu20600+0x100>)
 8001f56:	f003 fdaf 	bl	8005ab8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f62:	f000 fd85 	bl	8002a70 <HAL_GPIO_WritePin>

	gyroscope_data[0] = bufferGyro[0] << 8 | bufferGyro[1];
 8001f66:	7c3b      	ldrb	r3, [r7, #16]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	7c7a      	ldrb	r2, [r7, #17]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	461a      	mov	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	601a      	str	r2, [r3, #0]
	gyroscope_data[1] = bufferGyro[2] << 8 | bufferGyro[3];
 8001f74:	7cbb      	ldrb	r3, [r7, #18]
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	7cfa      	ldrb	r2, [r7, #19]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3304      	adds	r3, #4
 8001f80:	601a      	str	r2, [r3, #0]
	gyroscope_data[2] = bufferGyro[4] << 8 | bufferGyro[5];
 8001f82:	7d3b      	ldrb	r3, [r7, #20]
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	7d7a      	ldrb	r2, [r7, #21]
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	3308      	adds	r3, #8
 8001f8e:	601a      	str	r2, [r3, #0]

}
 8001f90:	bf00      	nop
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	2000c038 	.word	0x2000c038
 8001f9c:	00000000 	.word	0x00000000

08001fa0 <vTaskPreprocess>:
 *      Author: Jonas
 */

#include "tasks/task_preprocess.h"

void vTaskPreprocess(void *argument) {
 8001fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa2:	b093      	sub	sp, #76	; 0x4c
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
	/* registers for the Filter */
	int32_t registers[4] = { 0 };
 8001fa8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]

	int32_t filtered_acc_z;
	int32_t raw_acc_z;

	/* Queue data and Status Initialization */
	imu_data_t queue_data = { 0 };
 8001fb6:	f107 030c 	add.w	r3, r7, #12
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
 8001fc4:	611a      	str	r2, [r3, #16]
 8001fc6:	615a      	str	r2, [r3, #20]
 8001fc8:	619a      	str	r2, [r3, #24]

	/* For periodic update */
	uint32_t tick_count, tick_update;
	tick_count = osKernelGetTickCount();
 8001fca:	f007 fae5 	bl	8009598 <osKernelGetTickCount>
 8001fce:	6478      	str	r0, [r7, #68]	; 0x44
	tick_update = osKernelGetTickFreq() / SAMPLING_RATE_PREP;
 8001fd0:	f007 fb0a 	bl	80095e8 <osKernelGetTickFreq>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	4bc4      	ldr	r3, [pc, #784]	; (80022e8 <vTaskPreprocess+0x348>)
 8001fd8:	fba3 2302 	umull	r2, r3, r3, r2
 8001fdc:	08db      	lsrs	r3, r3, #3
 8001fde:	643b      	str	r3, [r7, #64]	; 0x40

	/* Infinite loop */
	for (;;) {
		tick_count += tick_update;
 8001fe0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fe2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fe4:	4413      	add	r3, r2
 8001fe6:	647b      	str	r3, [r7, #68]	; 0x44
		if (osMessageQueueGet(preprocess_queue, &queue_data, NULL,
 8001fe8:	4bc0      	ldr	r3, [pc, #768]	; (80022ec <vTaskPreprocess+0x34c>)
 8001fea:	6818      	ldr	r0, [r3, #0]
 8001fec:	f107 010c 	add.w	r1, r7, #12
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f007 fe57 	bl	8009ca8 <osMessageQueueGet>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1ef      	bne.n	8001fe0 <vTaskPreprocess+0x40>
		osWaitForever) == osOK) {
			raw_acc_z = queue_data.acc_z;
 8002000:	6a3b      	ldr	r3, [r7, #32]
 8002002:	63fb      	str	r3, [r7, #60]	; 0x3c
			filtered_acc_z = A0
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002004:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002006:	f7fe fa8d 	bl	8000524 <__aeabi_i2d>
 800200a:	4605      	mov	r5, r0
 800200c:	460e      	mov	r6, r1
 800200e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fa87 	bl	8000524 <__aeabi_i2d>
 8002016:	a4a6      	add	r4, pc, #664	; (adr r4, 80022b0 <vTaskPreprocess+0x310>)
 8002018:	e9d4 3400 	ldrd	r3, r4, [r4]
 800201c:	461a      	mov	r2, r3
 800201e:	4623      	mov	r3, r4
 8002020:	f7fe faea 	bl	80005f8 <__aeabi_dmul>
 8002024:	4603      	mov	r3, r0
 8002026:	460c      	mov	r4, r1
 8002028:	461a      	mov	r2, r3
 800202a:	4623      	mov	r3, r4
 800202c:	4628      	mov	r0, r5
 800202e:	4631      	mov	r1, r6
 8002030:	f7fe f92c 	bl	800028c <__adddf3>
 8002034:	4603      	mov	r3, r0
 8002036:	460c      	mov	r4, r1
 8002038:	461d      	mov	r5, r3
 800203a:	4626      	mov	r6, r4
 800203c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa70 	bl	8000524 <__aeabi_i2d>
 8002044:	a49c      	add	r4, pc, #624	; (adr r4, 80022b8 <vTaskPreprocess+0x318>)
 8002046:	e9d4 3400 	ldrd	r3, r4, [r4]
 800204a:	461a      	mov	r2, r3
 800204c:	4623      	mov	r3, r4
 800204e:	f7fe fad3 	bl	80005f8 <__aeabi_dmul>
 8002052:	4603      	mov	r3, r0
 8002054:	460c      	mov	r4, r1
 8002056:	461a      	mov	r2, r3
 8002058:	4623      	mov	r3, r4
 800205a:	4628      	mov	r0, r5
 800205c:	4631      	mov	r1, r6
 800205e:	f7fe f915 	bl	800028c <__adddf3>
 8002062:	4603      	mov	r3, r0
 8002064:	460c      	mov	r4, r1
 8002066:	461d      	mov	r5, r3
 8002068:	4626      	mov	r6, r4
							+ B3 * registers[2] + B4 * registers[3]) +
 800206a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800206c:	4618      	mov	r0, r3
 800206e:	f7fe fa59 	bl	8000524 <__aeabi_i2d>
 8002072:	a493      	add	r4, pc, #588	; (adr r4, 80022c0 <vTaskPreprocess+0x320>)
 8002074:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002078:	461a      	mov	r2, r3
 800207a:	4623      	mov	r3, r4
 800207c:	f7fe fabc 	bl	80005f8 <__aeabi_dmul>
 8002080:	4603      	mov	r3, r0
 8002082:	460c      	mov	r4, r1
 8002084:	461a      	mov	r2, r3
 8002086:	4623      	mov	r3, r4
 8002088:	4628      	mov	r0, r5
 800208a:	4631      	mov	r1, r6
 800208c:	f7fe f8fe 	bl	800028c <__adddf3>
 8002090:	4603      	mov	r3, r0
 8002092:	460c      	mov	r4, r1
 8002094:	461d      	mov	r5, r3
 8002096:	4626      	mov	r6, r4
 8002098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa42 	bl	8000524 <__aeabi_i2d>
 80020a0:	a489      	add	r4, pc, #548	; (adr r4, 80022c8 <vTaskPreprocess+0x328>)
 80020a2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020a6:	461a      	mov	r2, r3
 80020a8:	4623      	mov	r3, r4
 80020aa:	f7fe faa5 	bl	80005f8 <__aeabi_dmul>
 80020ae:	4603      	mov	r3, r0
 80020b0:	460c      	mov	r4, r1
 80020b2:	461a      	mov	r2, r3
 80020b4:	4623      	mov	r3, r4
 80020b6:	4628      	mov	r0, r5
 80020b8:	4631      	mov	r1, r6
 80020ba:	f7fe f8e7 	bl	800028c <__adddf3>
 80020be:	4603      	mov	r3, r0
 80020c0:	460c      	mov	r4, r1
 80020c2:	4618      	mov	r0, r3
 80020c4:	4621      	mov	r1, r4
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 80020c6:	a482      	add	r4, pc, #520	; (adr r4, 80022d0 <vTaskPreprocess+0x330>)
 80020c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020cc:	461a      	mov	r2, r3
 80020ce:	4623      	mov	r3, r4
 80020d0:	f7fe fa92 	bl	80005f8 <__aeabi_dmul>
 80020d4:	4603      	mov	r3, r0
 80020d6:	460c      	mov	r4, r1
 80020d8:	461d      	mov	r5, r3
 80020da:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 80020dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fa20 	bl	8000524 <__aeabi_i2d>
 80020e4:	a47c      	add	r4, pc, #496	; (adr r4, 80022d8 <vTaskPreprocess+0x338>)
 80020e6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020ea:	461a      	mov	r2, r3
 80020ec:	4623      	mov	r3, r4
 80020ee:	f7fe fa83 	bl	80005f8 <__aeabi_dmul>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
							+ B3 * registers[2] + B4 * registers[3]) +
 80020f6:	461a      	mov	r2, r3
 80020f8:	4623      	mov	r3, r4
 80020fa:	4628      	mov	r0, r5
 80020fc:	4631      	mov	r1, r6
 80020fe:	f7fe f8c5 	bl	800028c <__adddf3>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	461d      	mov	r5, r3
 8002108:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 800210a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fa09 	bl	8000524 <__aeabi_i2d>
 8002112:	a473      	add	r4, pc, #460	; (adr r4, 80022e0 <vTaskPreprocess+0x340>)
 8002114:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002118:	461a      	mov	r2, r3
 800211a:	4623      	mov	r3, r4
 800211c:	f7fe fa6c 	bl	80005f8 <__aeabi_dmul>
 8002120:	4603      	mov	r3, r0
 8002122:	460c      	mov	r4, r1
 8002124:	461a      	mov	r2, r3
 8002126:	4623      	mov	r3, r4
 8002128:	4628      	mov	r0, r5
 800212a:	4631      	mov	r1, r6
 800212c:	f7fe f8ae 	bl	800028c <__adddf3>
 8002130:	4603      	mov	r3, r0
 8002132:	460c      	mov	r4, r1
 8002134:	461d      	mov	r5, r3
 8002136:	4626      	mov	r6, r4
 8002138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800213a:	4618      	mov	r0, r3
 800213c:	f7fe f9f2 	bl	8000524 <__aeabi_i2d>
 8002140:	a465      	add	r4, pc, #404	; (adr r4, 80022d8 <vTaskPreprocess+0x338>)
 8002142:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002146:	461a      	mov	r2, r3
 8002148:	4623      	mov	r3, r4
 800214a:	f7fe fa55 	bl	80005f8 <__aeabi_dmul>
 800214e:	4603      	mov	r3, r0
 8002150:	460c      	mov	r4, r1
 8002152:	461a      	mov	r2, r3
 8002154:	4623      	mov	r3, r4
 8002156:	4628      	mov	r0, r5
 8002158:	4631      	mov	r1, r6
 800215a:	f7fe f897 	bl	800028c <__adddf3>
 800215e:	4603      	mov	r3, r0
 8002160:	460c      	mov	r4, r1
 8002162:	461d      	mov	r5, r3
 8002164:	4626      	mov	r6, r4
					+ A4 * registers[3];
 8002166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe f9db 	bl	8000524 <__aeabi_i2d>
 800216e:	a458      	add	r4, pc, #352	; (adr r4, 80022d0 <vTaskPreprocess+0x330>)
 8002170:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002174:	461a      	mov	r2, r3
 8002176:	4623      	mov	r3, r4
 8002178:	f7fe fa3e 	bl	80005f8 <__aeabi_dmul>
 800217c:	4603      	mov	r3, r0
 800217e:	460c      	mov	r4, r1
 8002180:	461a      	mov	r2, r3
 8002182:	4623      	mov	r3, r4
 8002184:	4628      	mov	r0, r5
 8002186:	4631      	mov	r1, r6
 8002188:	f7fe f880 	bl	800028c <__adddf3>
 800218c:	4603      	mov	r3, r0
 800218e:	460c      	mov	r4, r1
			filtered_acc_z = A0
 8002190:	4618      	mov	r0, r3
 8002192:	4621      	mov	r1, r4
 8002194:	f7fe fc42 	bl	8000a1c <__aeabi_d2iz>
 8002198:	4603      	mov	r3, r0
 800219a:	63bb      	str	r3, [r7, #56]	; 0x38
			registers[3] = registers[2];
 800219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
			registers[2] = registers[1];
 80021a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021a2:	633b      	str	r3, [r7, #48]	; 0x30
			registers[1] = registers[0];
 80021a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 80021a8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80021aa:	f7fe f9bb 	bl	8000524 <__aeabi_i2d>
 80021ae:	4605      	mov	r5, r0
 80021b0:	460e      	mov	r6, r1
 80021b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe f9b5 	bl	8000524 <__aeabi_i2d>
 80021ba:	a43d      	add	r4, pc, #244	; (adr r4, 80022b0 <vTaskPreprocess+0x310>)
 80021bc:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4623      	mov	r3, r4
 80021c4:	f7fe fa18 	bl	80005f8 <__aeabi_dmul>
 80021c8:	4603      	mov	r3, r0
 80021ca:	460c      	mov	r4, r1
 80021cc:	461a      	mov	r2, r3
 80021ce:	4623      	mov	r3, r4
 80021d0:	4628      	mov	r0, r5
 80021d2:	4631      	mov	r1, r6
 80021d4:	f7fe f85a 	bl	800028c <__adddf3>
 80021d8:	4603      	mov	r3, r0
 80021da:	460c      	mov	r4, r1
 80021dc:	461d      	mov	r5, r3
 80021de:	4626      	mov	r6, r4
 80021e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f99e 	bl	8000524 <__aeabi_i2d>
 80021e8:	a433      	add	r4, pc, #204	; (adr r4, 80022b8 <vTaskPreprocess+0x318>)
 80021ea:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4623      	mov	r3, r4
 80021f2:	f7fe fa01 	bl	80005f8 <__aeabi_dmul>
 80021f6:	4603      	mov	r3, r0
 80021f8:	460c      	mov	r4, r1
 80021fa:	461a      	mov	r2, r3
 80021fc:	4623      	mov	r3, r4
 80021fe:	4628      	mov	r0, r5
 8002200:	4631      	mov	r1, r6
 8002202:	f7fe f843 	bl	800028c <__adddf3>
 8002206:	4603      	mov	r3, r0
 8002208:	460c      	mov	r4, r1
 800220a:	461d      	mov	r5, r3
 800220c:	4626      	mov	r6, r4
					+ B3 * registers[2] + B4 * registers[3];
 800220e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f987 	bl	8000524 <__aeabi_i2d>
 8002216:	a42a      	add	r4, pc, #168	; (adr r4, 80022c0 <vTaskPreprocess+0x320>)
 8002218:	e9d4 3400 	ldrd	r3, r4, [r4]
 800221c:	461a      	mov	r2, r3
 800221e:	4623      	mov	r3, r4
 8002220:	f7fe f9ea 	bl	80005f8 <__aeabi_dmul>
 8002224:	4603      	mov	r3, r0
 8002226:	460c      	mov	r4, r1
 8002228:	461a      	mov	r2, r3
 800222a:	4623      	mov	r3, r4
 800222c:	4628      	mov	r0, r5
 800222e:	4631      	mov	r1, r6
 8002230:	f7fe f82c 	bl	800028c <__adddf3>
 8002234:	4603      	mov	r3, r0
 8002236:	460c      	mov	r4, r1
 8002238:	461d      	mov	r5, r3
 800223a:	4626      	mov	r6, r4
 800223c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f970 	bl	8000524 <__aeabi_i2d>
 8002244:	a420      	add	r4, pc, #128	; (adr r4, 80022c8 <vTaskPreprocess+0x328>)
 8002246:	e9d4 3400 	ldrd	r3, r4, [r4]
 800224a:	461a      	mov	r2, r3
 800224c:	4623      	mov	r3, r4
 800224e:	f7fe f9d3 	bl	80005f8 <__aeabi_dmul>
 8002252:	4603      	mov	r3, r0
 8002254:	460c      	mov	r4, r1
 8002256:	461a      	mov	r2, r3
 8002258:	4623      	mov	r3, r4
 800225a:	4628      	mov	r0, r5
 800225c:	4631      	mov	r1, r6
 800225e:	f7fe f815 	bl	800028c <__adddf3>
 8002262:	4603      	mov	r3, r0
 8002264:	460c      	mov	r4, r1
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002266:	4618      	mov	r0, r3
 8002268:	4621      	mov	r1, r4
 800226a:	f7fe fbd7 	bl	8000a1c <__aeabi_d2iz>
 800226e:	4603      	mov	r3, r0
 8002270:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Write Result into Motherboard Variable if Mutex is available */
			if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 8002272:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <vTaskPreprocess+0x350>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f007 fb6d 	bl	8009958 <osMutexAcquire>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	f47f aead 	bne.w	8001fe0 <vTaskPreprocess+0x40>
				imu_data_to_mb = queue_data;
 8002286:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <vTaskPreprocess+0x354>)
 8002288:	461d      	mov	r5, r3
 800228a:	f107 040c 	add.w	r4, r7, #12
 800228e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002290:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002292:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002296:	e885 0007 	stmia.w	r5, {r0, r1, r2}
				imu_data_to_mb.acc_z = filtered_acc_z; /* Insert filtered data */
 800229a:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <vTaskPreprocess+0x354>)
 800229c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800229e:	6153      	str	r3, [r2, #20]
				osMutexRelease(imu_mutex);
 80022a0:	4b13      	ldr	r3, [pc, #76]	; (80022f0 <vTaskPreprocess+0x350>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f007 fbb5 	bl	8009a14 <osMutexRelease>
		tick_count += tick_update;
 80022aa:	e699      	b.n	8001fe0 <vTaskPreprocess+0x40>
 80022ac:	f3af 8000 	nop.w
 80022b0:	1c708e5c 	.word	0x1c708e5c
 80022b4:	bfdc71c7 	.word	0xbfdc71c7
 80022b8:	bd4fbd69 	.word	0xbd4fbd69
 80022bc:	bfb2f684 	.word	0xbfb2f684
 80022c0:	80e71b2d 	.word	0x80e71b2d
 80022c4:	bf76796e 	.word	0xbf76796e
 80022c8:	e17eb593 	.word	0xe17eb593
 80022cc:	bf23fa32 	.word	0xbf23fa32
 80022d0:	3a1a0235 	.word	0x3a1a0235
 80022d4:	3fee7bb0 	.word	0x3fee7bb0
 80022d8:	3eeef58e 	.word	0x3eeef58e
 80022dc:	400e7bb0 	.word	0x400e7bb0
 80022e0:	2b9381a8 	.word	0x2b9381a8
 80022e4:	4016dcc4 	.word	0x4016dcc4
 80022e8:	cccccccd 	.word	0xcccccccd
 80022ec:	20001dc8 	.word	0x20001dc8
 80022f0:	20005f34 	.word	0x20005f34
 80022f4:	2000c0a0 	.word	0x2000c0a0

080022f8 <vTaskSendToMb>:

/* include */
#include "tasks/task_send_to_mb.h"
uint8_t baro_buffer[12] = { 0 };

void vTaskSendToMb(void *argument) {
 80022f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022fa:	b093      	sub	sp, #76	; 0x4c
 80022fc:	af04      	add	r7, sp, #16
 80022fe:	6078      	str	r0, [r7, #4]

	/* Local Data Variable initialization */
	imu_data_t last_imu_data = { 0 };
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
 8002310:	615a      	str	r2, [r3, #20]
 8002312:	619a      	str	r2, [r3, #24]
	baro_data_t last_baro_data = { 0 };
 8002314:	f107 0308 	add.w	r3, r7, #8
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]

	/* For periodic update */
	uint32_t tick_count, tick_update;
	tick_count = osKernelGetTickCount();
 8002320:	f007 f93a 	bl	8009598 <osKernelGetTickCount>
 8002324:	6378      	str	r0, [r7, #52]	; 0x34
	tick_update = osKernelGetTickFreq() / MB_SAMPLING_RATE;
 8002326:	f007 f95f 	bl	80095e8 <osKernelGetTickFreq>
 800232a:	4602      	mov	r2, r0
 800232c:	4b38      	ldr	r3, [pc, #224]	; (8002410 <vTaskSendToMb+0x118>)
 800232e:	fba3 2302 	umull	r2, r3, r3, r2
 8002332:	08db      	lsrs	r3, r3, #3
 8002334:	633b      	str	r3, [r7, #48]	; 0x30

	for (;;) {
		tick_count += tick_update;
 8002336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233a:	4413      	add	r3, r2
 800233c:	637b      	str	r3, [r7, #52]	; 0x34

		/* acquire current Data */
		if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 800233e:	4b35      	ldr	r3, [pc, #212]	; (8002414 <vTaskSendToMb+0x11c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f007 fb07 	bl	8009958 <osMutexAcquire>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10e      	bne.n	800236e <vTaskSendToMb+0x76>
			last_imu_data = imu_data_to_mb;
 8002350:	4b31      	ldr	r3, [pc, #196]	; (8002418 <vTaskSendToMb+0x120>)
 8002352:	f107 0414 	add.w	r4, r7, #20
 8002356:	461d      	mov	r5, r3
 8002358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800235a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800235c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002360:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			osMutexRelease(imu_mutex);
 8002364:	4b2b      	ldr	r3, [pc, #172]	; (8002414 <vTaskSendToMb+0x11c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4618      	mov	r0, r3
 800236a:	f007 fb53 	bl	8009a14 <osMutexRelease>
		}

		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 800236e:	4b2b      	ldr	r3, [pc, #172]	; (800241c <vTaskSendToMb+0x124>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2100      	movs	r1, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f007 faef 	bl	8009958 <osMutexAcquire>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d10a      	bne.n	8002396 <vTaskSendToMb+0x9e>
			last_baro_data = baro_data_to_mb;
 8002380:	4a27      	ldr	r2, [pc, #156]	; (8002420 <vTaskSendToMb+0x128>)
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	ca07      	ldmia	r2, {r0, r1, r2}
 8002388:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(baro_mutex);
 800238c:	4b23      	ldr	r3, [pc, #140]	; (800241c <vTaskSendToMb+0x124>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f007 fb3f 	bl	8009a14 <osMutexRelease>
		}

		fullsb_data.baro = last_baro_data;
 8002396:	4b23      	ldr	r3, [pc, #140]	; (8002424 <vTaskSendToMb+0x12c>)
 8002398:	461c      	mov	r4, r3
 800239a:	f107 0308 	add.w	r3, r7, #8
 800239e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		fullsb_data.imu = last_imu_data;
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <vTaskSendToMb+0x12c>)
 80023a8:	f103 040c 	add.w	r4, r3, #12
 80023ac:	f107 0514 	add.w	r5, r7, #20
 80023b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}

//		UsbPrint("[DBG] P: %ld; T: %ld; t: %lu\n", last_baro_data.pressure,
//				last_baro_data.temperature, last_baro_data.ts);
//
		UsbPrint(
 80023bc:	697c      	ldr	r4, [r7, #20]
 80023be:	69bd      	ldr	r5, [r7, #24]
 80023c0:	69fe      	ldr	r6, [r7, #28]
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80023ca:	9003      	str	r0, [sp, #12]
 80023cc:	9102      	str	r1, [sp, #8]
 80023ce:	9201      	str	r2, [sp, #4]
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	4633      	mov	r3, r6
 80023d4:	462a      	mov	r2, r5
 80023d6:	4621      	mov	r1, r4
 80023d8:	4813      	ldr	r0, [pc, #76]	; (8002428 <vTaskSendToMb+0x130>)
 80023da:	f7fe ff81 	bl	80012e0 <UsbPrint>
				"[DBG] Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
				last_imu_data.gyro_x, last_imu_data.gyro_y,
				last_imu_data.gyro_z, last_imu_data.acc_x, last_imu_data.acc_y,
				last_imu_data.acc_z, last_imu_data.ts);

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e8:	f000 fb42 	bl	8002a70 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &fullsb_data, sizeof(fullsb_data), SPI_TIMEOUT);
 80023ec:	231e      	movs	r3, #30
 80023ee:	2228      	movs	r2, #40	; 0x28
 80023f0:	490c      	ldr	r1, [pc, #48]	; (8002424 <vTaskSendToMb+0x12c>)
 80023f2:	480e      	ldr	r0, [pc, #56]	; (800242c <vTaskSendToMb+0x134>)
 80023f4:	f003 f9fa 	bl	80057ec <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80023f8:	2201      	movs	r2, #1
 80023fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002402:	f000 fb35 	bl	8002a70 <HAL_GPIO_WritePin>




		osDelayUntil(tick_count);
 8002406:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002408:	f007 f9cc 	bl	80097a4 <osDelayUntil>
		tick_count += tick_update;
 800240c:	e793      	b.n	8002336 <vTaskSendToMb+0x3e>
 800240e:	bf00      	nop
 8002410:	cccccccd 	.word	0xcccccccd
 8002414:	20005f34 	.word	0x20005f34
 8002418:	2000c0a0 	.word	0x2000c0a0
 800241c:	2000c0bc 	.word	0x2000c0bc
 8002420:	20001d5c 	.word	0x20001d5c
 8002424:	20005f38 	.word	0x20005f38
 8002428:	0800e284 	.word	0x0800e284
 800242c:	20001dcc 	.word	0x20001dcc

08002430 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002468 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002434:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002436:	e003      	b.n	8002440 <LoopCopyDataInit>

08002438 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002438:	4b0c      	ldr	r3, [pc, #48]	; (800246c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800243a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800243c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800243e:	3104      	adds	r1, #4

08002440 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002440:	480b      	ldr	r0, [pc, #44]	; (8002470 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002442:	4b0c      	ldr	r3, [pc, #48]	; (8002474 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002444:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002446:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002448:	d3f6      	bcc.n	8002438 <CopyDataInit>
	ldr	r2, =_sbss
 800244a:	4a0b      	ldr	r2, [pc, #44]	; (8002478 <LoopForever+0x12>)
	b	LoopFillZerobss
 800244c:	e002      	b.n	8002454 <LoopFillZerobss>

0800244e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800244e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002450:	f842 3b04 	str.w	r3, [r2], #4

08002454 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002454:	4b09      	ldr	r3, [pc, #36]	; (800247c <LoopForever+0x16>)
	cmp	r2, r3
 8002456:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002458:	d3f9      	bcc.n	800244e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800245a:	f7fe ff0b 	bl	8001274 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800245e:	f00b fa3d 	bl	800d8dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002462:	f7fe fb03 	bl	8000a6c <main>

08002466 <LoopForever>:

LoopForever:
    b LoopForever
 8002466:	e7fe      	b.n	8002466 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002468:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800246c:	0800e45c 	.word	0x0800e45c
	ldr	r0, =_sdata
 8002470:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002474:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8002478:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 800247c:	2000d050 	.word	0x2000d050

08002480 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002480:	e7fe      	b.n	8002480 <ADC1_IRQHandler>

08002482 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f000 f8fe 	bl	800268e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002492:	2000      	movs	r0, #0
 8002494:	f7fe fe34 	bl	8001100 <HAL_InitTick>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d002      	beq.n	80024a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	71fb      	strb	r3, [r7, #7]
 80024a2:	e001      	b.n	80024a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024a4:	f7fe fd42 	bl	8000f2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024a8:	79fb      	ldrb	r3, [r7, #7]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024b8:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <HAL_IncTick+0x1c>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <HAL_IncTick+0x20>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4413      	add	r3, r2
 80024c2:	4a03      	ldr	r2, [pc, #12]	; (80024d0 <HAL_IncTick+0x1c>)
 80024c4:	6013      	str	r3, [r2, #0]
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	2000c100 	.word	0x2000c100
 80024d4:	20000008 	.word	0x20000008

080024d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return uwTick;
 80024dc:	4b03      	ldr	r3, [pc, #12]	; (80024ec <HAL_GetTick+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	2000c100 	.word	0x2000c100

080024f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f8:	f7ff ffee 	bl	80024d8 <HAL_GetTick>
 80024fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d004      	beq.n	8002514 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_Delay+0x40>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	4413      	add	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002514:	bf00      	nop
 8002516:	f7ff ffdf 	bl	80024d8 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	429a      	cmp	r2, r3
 8002524:	d8f7      	bhi.n	8002516 <HAL_Delay+0x26>
  {
  }
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000008 	.word	0x20000008

08002534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002544:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <__NVIC_SetPriorityGrouping+0x44>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002550:	4013      	ands	r3, r2
 8002552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800255c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002566:	4a04      	ldr	r2, [pc, #16]	; (8002578 <__NVIC_SetPriorityGrouping+0x44>)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	60d3      	str	r3, [r2, #12]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002580:	4b04      	ldr	r3, [pc, #16]	; (8002594 <__NVIC_GetPriorityGrouping+0x18>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	0a1b      	lsrs	r3, r3, #8
 8002586:	f003 0307 	and.w	r3, r3, #7
}
 800258a:	4618      	mov	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	db0b      	blt.n	80025c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	f003 021f 	and.w	r2, r3, #31
 80025b0:	4907      	ldr	r1, [pc, #28]	; (80025d0 <__NVIC_EnableIRQ+0x38>)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	2001      	movs	r0, #1
 80025ba:	fa00 f202 	lsl.w	r2, r0, r2
 80025be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	e000e100 	.word	0xe000e100

080025d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	6039      	str	r1, [r7, #0]
 80025de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	db0a      	blt.n	80025fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	b2da      	uxtb	r2, r3
 80025ec:	490c      	ldr	r1, [pc, #48]	; (8002620 <__NVIC_SetPriority+0x4c>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	0112      	lsls	r2, r2, #4
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	440b      	add	r3, r1
 80025f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025fc:	e00a      	b.n	8002614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	b2da      	uxtb	r2, r3
 8002602:	4908      	ldr	r1, [pc, #32]	; (8002624 <__NVIC_SetPriority+0x50>)
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	f003 030f 	and.w	r3, r3, #15
 800260a:	3b04      	subs	r3, #4
 800260c:	0112      	lsls	r2, r2, #4
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	440b      	add	r3, r1
 8002612:	761a      	strb	r2, [r3, #24]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000e100 	.word	0xe000e100
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002628:	b480      	push	{r7}
 800262a:	b089      	sub	sp, #36	; 0x24
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	f1c3 0307 	rsb	r3, r3, #7
 8002642:	2b04      	cmp	r3, #4
 8002644:	bf28      	it	cs
 8002646:	2304      	movcs	r3, #4
 8002648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3304      	adds	r3, #4
 800264e:	2b06      	cmp	r3, #6
 8002650:	d902      	bls.n	8002658 <NVIC_EncodePriority+0x30>
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3b03      	subs	r3, #3
 8002656:	e000      	b.n	800265a <NVIC_EncodePriority+0x32>
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	f04f 32ff 	mov.w	r2, #4294967295
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43da      	mvns	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	401a      	ands	r2, r3
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002670:	f04f 31ff 	mov.w	r1, #4294967295
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	fa01 f303 	lsl.w	r3, r1, r3
 800267a:	43d9      	mvns	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002680:	4313      	orrs	r3, r2
         );
}
 8002682:	4618      	mov	r0, r3
 8002684:	3724      	adds	r7, #36	; 0x24
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff ff4c 	bl	8002534 <__NVIC_SetPriorityGrouping>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026b6:	f7ff ff61 	bl	800257c <__NVIC_GetPriorityGrouping>
 80026ba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	68b9      	ldr	r1, [r7, #8]
 80026c0:	6978      	ldr	r0, [r7, #20]
 80026c2:	f7ff ffb1 	bl	8002628 <NVIC_EncodePriority>
 80026c6:	4602      	mov	r2, r0
 80026c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026cc:	4611      	mov	r1, r2
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff ff80 	bl	80025d4 <__NVIC_SetPriority>
}
 80026d4:	bf00      	nop
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff ff54 	bl	8002598 <__NVIC_EnableIRQ>
}
 80026f0:	bf00      	nop
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d005      	beq.n	800271c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2204      	movs	r2, #4
 8002714:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e029      	b.n	8002770 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 020e 	bic.w	r2, r2, #14
 800272a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002740:	f003 021c 	and.w	r2, r3, #28
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	2101      	movs	r1, #1
 800274a:	fa01 f202 	lsl.w	r2, r1, r2
 800274e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4798      	blx	r3
    }
  }
  return status;
 8002770:	7bfb      	ldrb	r3, [r7, #15]
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800278a:	e154      	b.n	8002a36 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	2101      	movs	r1, #1
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	fa01 f303 	lsl.w	r3, r1, r3
 8002798:	4013      	ands	r3, r2
 800279a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 8146 	beq.w	8002a30 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d00b      	beq.n	80027c4 <HAL_GPIO_Init+0x48>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d007      	beq.n	80027c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027b8:	2b11      	cmp	r3, #17
 80027ba:	d003      	beq.n	80027c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b12      	cmp	r3, #18
 80027c2:	d130      	bne.n	8002826 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	2203      	movs	r2, #3
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027fa:	2201      	movs	r2, #1
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4013      	ands	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 0201 	and.w	r2, r3, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	2203      	movs	r2, #3
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43db      	mvns	r3, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4013      	ands	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	4313      	orrs	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b02      	cmp	r3, #2
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_Init+0xea>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b12      	cmp	r3, #18
 8002864:	d123      	bne.n	80028ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	08da      	lsrs	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3208      	adds	r2, #8
 800286e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002872:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	220f      	movs	r2, #15
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	4013      	ands	r3, r2
 8002888:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	691a      	ldr	r2, [r3, #16]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4313      	orrs	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	08da      	lsrs	r2, r3, #3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3208      	adds	r2, #8
 80028a8:	6939      	ldr	r1, [r7, #16]
 80028aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	2203      	movs	r2, #3
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	43db      	mvns	r3, r3
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	4013      	ands	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 0203 	and.w	r2, r3, #3
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f000 80a0 	beq.w	8002a30 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f0:	4b58      	ldr	r3, [pc, #352]	; (8002a54 <HAL_GPIO_Init+0x2d8>)
 80028f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f4:	4a57      	ldr	r2, [pc, #348]	; (8002a54 <HAL_GPIO_Init+0x2d8>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6613      	str	r3, [r2, #96]	; 0x60
 80028fc:	4b55      	ldr	r3, [pc, #340]	; (8002a54 <HAL_GPIO_Init+0x2d8>)
 80028fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	60bb      	str	r3, [r7, #8]
 8002906:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002908:	4a53      	ldr	r2, [pc, #332]	; (8002a58 <HAL_GPIO_Init+0x2dc>)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	089b      	lsrs	r3, r3, #2
 800290e:	3302      	adds	r3, #2
 8002910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002914:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	220f      	movs	r2, #15
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4013      	ands	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002932:	d019      	beq.n	8002968 <HAL_GPIO_Init+0x1ec>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a49      	ldr	r2, [pc, #292]	; (8002a5c <HAL_GPIO_Init+0x2e0>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d013      	beq.n	8002964 <HAL_GPIO_Init+0x1e8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a48      	ldr	r2, [pc, #288]	; (8002a60 <HAL_GPIO_Init+0x2e4>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d00d      	beq.n	8002960 <HAL_GPIO_Init+0x1e4>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a47      	ldr	r2, [pc, #284]	; (8002a64 <HAL_GPIO_Init+0x2e8>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d007      	beq.n	800295c <HAL_GPIO_Init+0x1e0>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a46      	ldr	r2, [pc, #280]	; (8002a68 <HAL_GPIO_Init+0x2ec>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d101      	bne.n	8002958 <HAL_GPIO_Init+0x1dc>
 8002954:	2304      	movs	r3, #4
 8002956:	e008      	b.n	800296a <HAL_GPIO_Init+0x1ee>
 8002958:	2307      	movs	r3, #7
 800295a:	e006      	b.n	800296a <HAL_GPIO_Init+0x1ee>
 800295c:	2303      	movs	r3, #3
 800295e:	e004      	b.n	800296a <HAL_GPIO_Init+0x1ee>
 8002960:	2302      	movs	r3, #2
 8002962:	e002      	b.n	800296a <HAL_GPIO_Init+0x1ee>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <HAL_GPIO_Init+0x1ee>
 8002968:	2300      	movs	r3, #0
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	f002 0203 	and.w	r2, r2, #3
 8002970:	0092      	lsls	r2, r2, #2
 8002972:	4093      	lsls	r3, r2
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800297a:	4937      	ldr	r1, [pc, #220]	; (8002a58 <HAL_GPIO_Init+0x2dc>)
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	089b      	lsrs	r3, r3, #2
 8002980:	3302      	adds	r3, #2
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002988:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	43db      	mvns	r3, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4013      	ands	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ac:	4a2f      	ldr	r2, [pc, #188]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80029b2:	4b2e      	ldr	r3, [pc, #184]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	4013      	ands	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029d6:	4a25      	ldr	r2, [pc, #148]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029dc:	4b23      	ldr	r3, [pc, #140]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	4013      	ands	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a00:	4a1a      	ldr	r2, [pc, #104]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a06:	4b19      	ldr	r3, [pc, #100]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4013      	ands	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a2a:	4a10      	ldr	r2, [pc, #64]	; (8002a6c <HAL_GPIO_Init+0x2f0>)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	3301      	adds	r3, #1
 8002a34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f47f aea3 	bne.w	800278c <HAL_GPIO_Init+0x10>
  }
}
 8002a46:	bf00      	nop
 8002a48:	371c      	adds	r7, #28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000
 8002a58:	40010000 	.word	0x40010000
 8002a5c:	48000400 	.word	0x48000400
 8002a60:	48000800 	.word	0x48000800
 8002a64:	48000c00 	.word	0x48000c00
 8002a68:	48001000 	.word	0x48001000
 8002a6c:	40010400 	.word	0x40010400

08002a70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	807b      	strh	r3, [r7, #2]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a80:	787b      	ldrb	r3, [r7, #1]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a86:	887a      	ldrh	r2, [r7, #2]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a8c:	e002      	b.n	8002a94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a8e:	887a      	ldrh	r2, [r7, #2]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e081      	b.n	8002bb6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d106      	bne.n	8002acc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7fe fa58 	bl	8000f7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2224      	movs	r2, #36	; 0x24
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0201 	bic.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002af0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d107      	bne.n	8002b1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b16:	609a      	str	r2, [r3, #8]
 8002b18:	e006      	b.n	8002b28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d104      	bne.n	8002b3a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68da      	ldr	r2, [r3, #12]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	691a      	ldr	r2, [r3, #16]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	ea42 0103 	orr.w	r1, r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	021a      	lsls	r2, r3, #8
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69d9      	ldr	r1, [r3, #28]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a1a      	ldr	r2, [r3, #32]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
	...

08002bc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b088      	sub	sp, #32
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	460b      	mov	r3, r1
 8002bce:	817b      	strh	r3, [r7, #10]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b20      	cmp	r3, #32
 8002bde:	f040 80da 	bne.w	8002d96 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_I2C_Master_Transmit+0x30>
 8002bec:	2302      	movs	r3, #2
 8002bee:	e0d3      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002bf8:	f7ff fc6e 	bl	80024d8 <HAL_GetTick>
 8002bfc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	2319      	movs	r3, #25
 8002c04:	2201      	movs	r2, #1
 8002c06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f9e6 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e0be      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2221      	movs	r2, #33	; 0x21
 8002c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2210      	movs	r2, #16
 8002c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	893a      	ldrh	r2, [r7, #8]
 8002c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	2bff      	cmp	r3, #255	; 0xff
 8002c4a:	d90e      	bls.n	8002c6a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	22ff      	movs	r2, #255	; 0xff
 8002c50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	8979      	ldrh	r1, [r7, #10]
 8002c5a:	4b51      	ldr	r3, [pc, #324]	; (8002da0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f000 fb48 	bl	80032f8 <I2C_TransferConfig>
 8002c68:	e06c      	b.n	8002d44 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	8979      	ldrh	r1, [r7, #10]
 8002c7c:	4b48      	ldr	r3, [pc, #288]	; (8002da0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 fb37 	bl	80032f8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002c8a:	e05b      	b.n	8002d44 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	6a39      	ldr	r1, [r7, #32]
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 f9e3 	bl	800305c <I2C_WaitOnTXISFlagUntilTimeout>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e07b      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	781a      	ldrb	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d034      	beq.n	8002d44 <HAL_I2C_Master_Transmit+0x184>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d130      	bne.n	8002d44 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2180      	movs	r1, #128	; 0x80
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f975 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e04d      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	2bff      	cmp	r3, #255	; 0xff
 8002d04:	d90e      	bls.n	8002d24 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	22ff      	movs	r2, #255	; 0xff
 8002d0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	8979      	ldrh	r1, [r7, #10]
 8002d14:	2300      	movs	r3, #0
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 faeb 	bl	80032f8 <I2C_TransferConfig>
 8002d22:	e00f      	b.n	8002d44 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	8979      	ldrh	r1, [r7, #10]
 8002d36:	2300      	movs	r3, #0
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 fada 	bl	80032f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d19e      	bne.n	8002c8c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	6a39      	ldr	r1, [r7, #32]
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 f9c2 	bl	80030dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e01a      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2220      	movs	r2, #32
 8002d68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6859      	ldr	r1, [r3, #4]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <HAL_I2C_Master_Transmit+0x1e4>)
 8002d76:	400b      	ands	r3, r1
 8002d78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d92:	2300      	movs	r3, #0
 8002d94:	e000      	b.n	8002d98 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002d96:	2302      	movs	r3, #2
  }
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	80002000 	.word	0x80002000
 8002da4:	fe00e800 	.word	0xfe00e800

08002da8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	607a      	str	r2, [r7, #4]
 8002db2:	461a      	mov	r2, r3
 8002db4:	460b      	mov	r3, r1
 8002db6:	817b      	strh	r3, [r7, #10]
 8002db8:	4613      	mov	r3, r2
 8002dba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b20      	cmp	r3, #32
 8002dc6:	f040 80db 	bne.w	8002f80 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_I2C_Master_Receive+0x30>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e0d4      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002de0:	f7ff fb7a 	bl	80024d8 <HAL_GetTick>
 8002de4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	2319      	movs	r3, #25
 8002dec:	2201      	movs	r2, #1
 8002dee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 f8f2 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e0bf      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2222      	movs	r2, #34	; 0x22
 8002e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2210      	movs	r2, #16
 8002e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	893a      	ldrh	r2, [r7, #8]
 8002e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2bff      	cmp	r3, #255	; 0xff
 8002e32:	d90e      	bls.n	8002e52 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	22ff      	movs	r2, #255	; 0xff
 8002e38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	8979      	ldrh	r1, [r7, #10]
 8002e42:	4b52      	ldr	r3, [pc, #328]	; (8002f8c <HAL_I2C_Master_Receive+0x1e4>)
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fa54 	bl	80032f8 <I2C_TransferConfig>
 8002e50:	e06d      	b.n	8002f2e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e60:	b2da      	uxtb	r2, r3
 8002e62:	8979      	ldrh	r1, [r7, #10]
 8002e64:	4b49      	ldr	r3, [pc, #292]	; (8002f8c <HAL_I2C_Master_Receive+0x1e4>)
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 fa43 	bl	80032f8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002e72:	e05c      	b.n	8002f2e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	6a39      	ldr	r1, [r7, #32]
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 f96b 	bl	8003154 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e07c      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d034      	beq.n	8002f2e <HAL_I2C_Master_Receive+0x186>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d130      	bne.n	8002f2e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 f880 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e04d      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	2bff      	cmp	r3, #255	; 0xff
 8002eee:	d90e      	bls.n	8002f0e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	22ff      	movs	r2, #255	; 0xff
 8002ef4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	8979      	ldrh	r1, [r7, #10]
 8002efe:	2300      	movs	r3, #0
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f9f6 	bl	80032f8 <I2C_TransferConfig>
 8002f0c:	e00f      	b.n	8002f2e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	8979      	ldrh	r1, [r7, #10]
 8002f20:	2300      	movs	r3, #0
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f9e5 	bl	80032f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d19d      	bne.n	8002e74 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	6a39      	ldr	r1, [r7, #32]
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f8cd 	bl	80030dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e01a      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2220      	movs	r2, #32
 8002f52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6859      	ldr	r1, [r3, #4]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <HAL_I2C_Master_Receive+0x1e8>)
 8002f60:	400b      	ands	r3, r1
 8002f62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e000      	b.n	8002f82 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002f80:	2302      	movs	r3, #2
  }
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	80002400 	.word	0x80002400
 8002f90:	fe00e800 	.word	0xfe00e800

08002f94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d103      	bne.n	8002fb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d007      	beq.n	8002fd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699a      	ldr	r2, [r3, #24]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	619a      	str	r2, [r3, #24]
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fec:	e022      	b.n	8003034 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d01e      	beq.n	8003034 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff6:	f7ff fa6f 	bl	80024d8 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d302      	bcc.n	800300c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d113      	bne.n	8003034 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003010:	f043 0220 	orr.w	r2, r3, #32
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e00f      	b.n	8003054 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	4013      	ands	r3, r2
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	429a      	cmp	r2, r3
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	461a      	mov	r2, r3
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	429a      	cmp	r2, r3
 8003050:	d0cd      	beq.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003068:	e02c      	b.n	80030c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 f8dc 	bl	800322c <I2C_IsAcknowledgeFailed>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e02a      	b.n	80030d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003084:	d01e      	beq.n	80030c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003086:	f7ff fa27 	bl	80024d8 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	429a      	cmp	r2, r3
 8003094:	d302      	bcc.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d113      	bne.n	80030c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a0:	f043 0220 	orr.w	r2, r3, #32
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e007      	b.n	80030d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d1cb      	bne.n	800306a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030e8:	e028      	b.n	800313c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f89c 	bl	800322c <I2C_IsAcknowledgeFailed>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e026      	b.n	800314c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fe:	f7ff f9eb 	bl	80024d8 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	429a      	cmp	r2, r3
 800310c:	d302      	bcc.n	8003114 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d113      	bne.n	800313c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003118:	f043 0220 	orr.w	r2, r3, #32
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e007      	b.n	800314c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b20      	cmp	r3, #32
 8003148:	d1cf      	bne.n	80030ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003160:	e055      	b.n	800320e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	68b9      	ldr	r1, [r7, #8]
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f860 	bl	800322c <I2C_IsAcknowledgeFailed>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e053      	b.n	800321e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f003 0320 	and.w	r3, r3, #32
 8003180:	2b20      	cmp	r3, #32
 8003182:	d129      	bne.n	80031d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b04      	cmp	r3, #4
 8003190:	d105      	bne.n	800319e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	e03f      	b.n	800321e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2220      	movs	r2, #32
 80031a4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4b1d      	ldr	r3, [pc, #116]	; (8003228 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80031b2:	400b      	ands	r3, r1
 80031b4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e022      	b.n	800321e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d8:	f7ff f97e 	bl	80024d8 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d302      	bcc.n	80031ee <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10f      	bne.n	800320e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	f043 0220 	orr.w	r2, r3, #32
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e007      	b.n	800321e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	2b04      	cmp	r3, #4
 800321a:	d1a2      	bne.n	8003162 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	fe00e800 	.word	0xfe00e800

0800322c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f003 0310 	and.w	r3, r3, #16
 8003242:	2b10      	cmp	r3, #16
 8003244:	d151      	bne.n	80032ea <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003246:	e022      	b.n	800328e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324e:	d01e      	beq.n	800328e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003250:	f7ff f942 	bl	80024d8 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	429a      	cmp	r2, r3
 800325e:	d302      	bcc.n	8003266 <I2C_IsAcknowledgeFailed+0x3a>
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d113      	bne.n	800328e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	f043 0220 	orr.w	r2, r3, #32
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2220      	movs	r2, #32
 8003276:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e02e      	b.n	80032ec <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b20      	cmp	r3, #32
 800329a:	d1d5      	bne.n	8003248 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2210      	movs	r2, #16
 80032a2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2220      	movs	r2, #32
 80032aa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f7ff fe71 	bl	8002f94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6859      	ldr	r1, [r3, #4]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b0d      	ldr	r3, [pc, #52]	; (80032f4 <I2C_IsAcknowledgeFailed+0xc8>)
 80032be:	400b      	ands	r3, r1
 80032c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	f043 0204 	orr.w	r2, r3, #4
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e000      	b.n	80032ec <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	fe00e800 	.word	0xfe00e800

080032f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	460b      	mov	r3, r1
 8003304:	817b      	strh	r3, [r7, #10]
 8003306:	4613      	mov	r3, r2
 8003308:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	0d5b      	lsrs	r3, r3, #21
 8003314:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003318:	4b0d      	ldr	r3, [pc, #52]	; (8003350 <I2C_TransferConfig+0x58>)
 800331a:	430b      	orrs	r3, r1
 800331c:	43db      	mvns	r3, r3
 800331e:	ea02 0103 	and.w	r1, r2, r3
 8003322:	897b      	ldrh	r3, [r7, #10]
 8003324:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003328:	7a7b      	ldrb	r3, [r7, #9]
 800332a:	041b      	lsls	r3, r3, #16
 800332c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003330:	431a      	orrs	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	431a      	orrs	r2, r3
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	431a      	orrs	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003342:	bf00      	nop
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	03ff63ff 	.word	0x03ff63ff

08003354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b20      	cmp	r3, #32
 8003368:	d138      	bne.n	80033dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003374:	2302      	movs	r3, #2
 8003376:	e032      	b.n	80033de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	; 0x24
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80033a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6819      	ldr	r1, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f042 0201 	orr.w	r2, r2, #1
 80033c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	e000      	b.n	80033de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033dc:	2302      	movs	r3, #2
  }
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b085      	sub	sp, #20
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
 80033f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d139      	bne.n	8003474 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800340a:	2302      	movs	r3, #2
 800340c:	e033      	b.n	8003476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2224      	movs	r2, #36	; 0x24
 800341a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0201 	bic.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800343c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	021b      	lsls	r3, r3, #8
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0201 	orr.w	r2, r2, #1
 800345e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	e000      	b.n	8003476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003474:	2302      	movs	r3, #2
  }
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003482:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003484:	b08b      	sub	sp, #44	; 0x2c
 8003486:	af06      	add	r7, sp, #24
 8003488:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0da      	b.n	800364a <HAL_PCD_Init+0x1c8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d106      	bne.n	80034ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f009 fe9b 	bl	800d1e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2203      	movs	r2, #3
 80034b2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f003 fb20 	bl	8006b00 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	603b      	str	r3, [r7, #0]
 80034c6:	687e      	ldr	r6, [r7, #4]
 80034c8:	466d      	mov	r5, sp
 80034ca:	f106 0410 	add.w	r4, r6, #16
 80034ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034d2:	6823      	ldr	r3, [r4, #0]
 80034d4:	602b      	str	r3, [r5, #0]
 80034d6:	1d33      	adds	r3, r6, #4
 80034d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034da:	6838      	ldr	r0, [r7, #0]
 80034dc:	f003 fae6 	bl	8006aac <USB_CoreInit>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2202      	movs	r2, #2
 80034ea:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e0ab      	b.n	800364a <HAL_PCD_Init+0x1c8>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2100      	movs	r1, #0
 80034f8:	4618      	mov	r0, r3
 80034fa:	f003 fb1c 	bl	8006b36 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034fe:	2300      	movs	r3, #0
 8003500:	73fb      	strb	r3, [r7, #15]
 8003502:	e035      	b.n	8003570 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	015b      	lsls	r3, r3, #5
 800350a:	4413      	add	r3, r2
 800350c:	3329      	adds	r3, #41	; 0x29
 800350e:	2201      	movs	r2, #1
 8003510:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	015b      	lsls	r3, r3, #5
 8003518:	4413      	add	r3, r2
 800351a:	3328      	adds	r3, #40	; 0x28
 800351c:	7bfa      	ldrb	r2, [r7, #15]
 800351e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003520:	7bfb      	ldrb	r3, [r7, #15]
 8003522:	7bfa      	ldrb	r2, [r7, #15]
 8003524:	b291      	uxth	r1, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	015b      	lsls	r3, r3, #5
 800352a:	4413      	add	r3, r2
 800352c:	3336      	adds	r3, #54	; 0x36
 800352e:	460a      	mov	r2, r1
 8003530:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	015b      	lsls	r3, r3, #5
 8003538:	4413      	add	r3, r2
 800353a:	332b      	adds	r3, #43	; 0x2b
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	015b      	lsls	r3, r3, #5
 8003546:	4413      	add	r3, r2
 8003548:	3338      	adds	r3, #56	; 0x38
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800354e:	7bfb      	ldrb	r3, [r7, #15]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	015b      	lsls	r3, r3, #5
 8003554:	4413      	add	r3, r2
 8003556:	333c      	adds	r3, #60	; 0x3c
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800355c:	7bfb      	ldrb	r3, [r7, #15]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	3302      	adds	r3, #2
 8003562:	015b      	lsls	r3, r3, #5
 8003564:	4413      	add	r3, r2
 8003566:	2200      	movs	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	3301      	adds	r3, #1
 800356e:	73fb      	strb	r3, [r7, #15]
 8003570:	7bfa      	ldrb	r2, [r7, #15]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	429a      	cmp	r2, r3
 8003578:	d3c4      	bcc.n	8003504 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800357a:	2300      	movs	r3, #0
 800357c:	73fb      	strb	r3, [r7, #15]
 800357e:	e031      	b.n	80035e4 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003580:	7bfb      	ldrb	r3, [r7, #15]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	015b      	lsls	r3, r3, #5
 8003586:	4413      	add	r3, r2
 8003588:	f203 1329 	addw	r3, r3, #297	; 0x129
 800358c:	2200      	movs	r2, #0
 800358e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	015b      	lsls	r3, r3, #5
 8003596:	4413      	add	r3, r2
 8003598:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800359c:	7bfa      	ldrb	r2, [r7, #15]
 800359e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	015b      	lsls	r3, r3, #5
 80035a6:	4413      	add	r3, r2
 80035a8:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80035ac:	2200      	movs	r2, #0
 80035ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	015b      	lsls	r3, r3, #5
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	015b      	lsls	r3, r3, #5
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	330a      	adds	r3, #10
 80035d6:	015b      	lsls	r3, r3, #5
 80035d8:	4413      	add	r3, r2
 80035da:	2200      	movs	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	3301      	adds	r3, #1
 80035e2:	73fb      	strb	r3, [r7, #15]
 80035e4:	7bfa      	ldrb	r2, [r7, #15]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d3c8      	bcc.n	8003580 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	687e      	ldr	r6, [r7, #4]
 80035f6:	466d      	mov	r5, sp
 80035f8:	f106 0410 	add.w	r4, r6, #16
 80035fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	602b      	str	r3, [r5, #0]
 8003604:	1d33      	adds	r3, r6, #4
 8003606:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003608:	6838      	ldr	r0, [r7, #0]
 800360a:	f003 faa1 	bl	8006b50 <USB_DevInit>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e014      	b.n	800364a <HAL_PCD_Init+0x1c8>
  }

  hpcd->USB_Address = 0U;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d102      	bne.n	800363e <HAL_PCD_Init+0x1bc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fe3a 	bl	80042b2 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f004 fae7 	bl	8007c16 <USB_DevDisconnect>

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003652 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_PCD_Start+0x16>
 8003664:	2302      	movs	r3, #2
 8003666:	e012      	b.n	800368e <HAL_PCD_Start+0x3c>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f004 fab7 	bl	8007be8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f003 fa25 	bl	8006ace <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b082      	sub	sp, #8
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f004 facc 	bl	8007c40 <USB_ReadInterrupts>
 80036a8:	4603      	mov	r3, r0
 80036aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b2:	d102      	bne.n	80036ba <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 fb33 	bl	8003d20 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f004 fabe 	bl	8007c40 <USB_ReadInterrupts>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ce:	d112      	bne.n	80036f6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036d8:	b29a      	uxth	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036e2:	b292      	uxth	r2, r2
 80036e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f009 fdf0 	bl	800d2ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80036ee:	2100      	movs	r1, #0
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f91e 	bl	8003932 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f004 faa0 	bl	8007c40 <USB_ReadInterrupts>
 8003700:	4603      	mov	r3, r0
 8003702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003706:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800370a:	d10b      	bne.n	8003724 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003714:	b29a      	uxth	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800371e:	b292      	uxth	r2, r2
 8003720:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f004 fa89 	bl	8007c40 <USB_ReadInterrupts>
 800372e:	4603      	mov	r3, r0
 8003730:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003734:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003738:	d10b      	bne.n	8003752 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003742:	b29a      	uxth	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800374c:	b292      	uxth	r2, r2
 800374e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f004 fa72 	bl	8007c40 <USB_ReadInterrupts>
 800375c:	4603      	mov	r3, r0
 800375e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003766:	d133      	bne.n	80037d0 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003770:	b29a      	uxth	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0204 	bic.w	r2, r2, #4
 800377a:	b292      	uxth	r2, r2
 800377c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003788:	b29a      	uxth	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0208 	bic.w	r2, r2, #8
 8003792:	b292      	uxth	r2, r2
 8003794:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d107      	bne.n	80037b2 <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80037aa:	2100      	movs	r1, #0
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f00a f83b 	bl	800d828 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f009 fdc4 	bl	800d340 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037ca:	b292      	uxth	r2, r2
 80037cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f004 fa33 	bl	8007c40 <USB_ReadInterrupts>
 80037da:	4603      	mov	r3, r0
 80037dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037e4:	d126      	bne.n	8003834 <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f042 0208 	orr.w	r2, r2, #8
 80037f8:	b292      	uxth	r2, r2
 80037fa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003806:	b29a      	uxth	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003810:	b292      	uxth	r2, r2
 8003812:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800381e:	b29a      	uxth	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0204 	orr.w	r2, r2, #4
 8003828:	b292      	uxth	r2, r2
 800382a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f009 fd6c 	bl	800d30c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f004 fa01 	bl	8007c40 <USB_ReadInterrupts>
 800383e:	4603      	mov	r3, r0
 8003840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003844:	2b80      	cmp	r3, #128	; 0x80
 8003846:	d13f      	bne.n	80038c8 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003850:	b29a      	uxth	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800385a:	b292      	uxth	r2, r2
 800385c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8003866:	2b00      	cmp	r3, #0
 8003868:	d12b      	bne.n	80038c2 <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003872:	b29a      	uxth	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f042 0204 	orr.w	r2, r2, #4
 800387c:	b292      	uxth	r2, r2
 800387e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800388a:	b29a      	uxth	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f042 0208 	orr.w	r2, r2, #8
 8003894:	b292      	uxth	r2, r2
 8003896:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80038b8:	2101      	movs	r1, #1
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f009 ffb4 	bl	800d828 <HAL_PCDEx_LPM_Callback>
 80038c0:	e002      	b.n	80038c8 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f009 fd22 	bl	800d30c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f004 f9b7 	bl	8007c40 <USB_ReadInterrupts>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038dc:	d10e      	bne.n	80038fc <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038f0:	b292      	uxth	r2, r2
 80038f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f009 fcdb 	bl	800d2b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4618      	mov	r0, r3
 8003902:	f004 f99d 	bl	8007c40 <USB_ReadInterrupts>
 8003906:	4603      	mov	r3, r0
 8003908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003910:	d10b      	bne.n	800392a <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003924:	b292      	uxth	r2, r2
 8003926:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b082      	sub	sp, #8
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	460b      	mov	r3, r1
 800393c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003944:	2b01      	cmp	r3, #1
 8003946:	d101      	bne.n	800394c <HAL_PCD_SetAddress+0x1a>
 8003948:	2302      	movs	r3, #2
 800394a:	e013      	b.n	8003974 <HAL_PCD_SetAddress+0x42>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f004 f92b 	bl	8007bc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	4608      	mov	r0, r1
 8003986:	4611      	mov	r1, r2
 8003988:	461a      	mov	r2, r3
 800398a:	4603      	mov	r3, r0
 800398c:	70fb      	strb	r3, [r7, #3]
 800398e:	460b      	mov	r3, r1
 8003990:	803b      	strh	r3, [r7, #0]
 8003992:	4613      	mov	r3, r2
 8003994:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800399a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	da0b      	bge.n	80039ba <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039a2:	78fb      	ldrb	r3, [r7, #3]
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	015b      	lsls	r3, r3, #5
 80039aa:	3328      	adds	r3, #40	; 0x28
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	4413      	add	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	705a      	strb	r2, [r3, #1]
 80039b8:	e00b      	b.n	80039d2 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ba:	78fb      	ldrb	r3, [r7, #3]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	015b      	lsls	r3, r3, #5
 80039c2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	4413      	add	r3, r2
 80039ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80039d2:	78fb      	ldrb	r3, [r7, #3]
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80039de:	883a      	ldrh	r2, [r7, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	78ba      	ldrb	r2, [r7, #2]
 80039e8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	785b      	ldrb	r3, [r3, #1]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d004      	beq.n	80039fc <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80039fc:	78bb      	ldrb	r3, [r7, #2]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d102      	bne.n	8003a08 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_PCD_EP_Open+0x9a>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e00e      	b.n	8003a34 <HAL_PCD_EP_Open+0xb8>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68f9      	ldr	r1, [r7, #12]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f003 f8b7 	bl	8006b98 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003a32:	7afb      	ldrb	r3, [r7, #11]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	da0b      	bge.n	8003a68 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a50:	78fb      	ldrb	r3, [r7, #3]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	015b      	lsls	r3, r3, #5
 8003a58:	3328      	adds	r3, #40	; 0x28
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	705a      	strb	r2, [r3, #1]
 8003a66:	e00b      	b.n	8003a80 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	015b      	lsls	r3, r3, #5
 8003a70:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	4413      	add	r3, r2
 8003a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003a80:	78fb      	ldrb	r3, [r7, #3]
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d101      	bne.n	8003a9a <HAL_PCD_EP_Close+0x5e>
 8003a96:	2302      	movs	r3, #2
 8003a98:	e00e      	b.n	8003ab8 <HAL_PCD_EP_Close+0x7c>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68f9      	ldr	r1, [r7, #12]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f003 fb65 	bl	8007178 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	607a      	str	r2, [r7, #4]
 8003aca:	603b      	str	r3, [r7, #0]
 8003acc:	460b      	mov	r3, r1
 8003ace:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ad0:	7afb      	ldrb	r3, [r7, #11]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	015b      	lsls	r3, r3, #5
 8003ad8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4413      	add	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2200      	movs	r2, #0
 8003af2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2200      	movs	r2, #0
 8003af8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003afa:	7afb      	ldrb	r3, [r7, #11]
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b06:	7afb      	ldrb	r3, [r7, #11]
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d106      	bne.n	8003b1e <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6979      	ldr	r1, [r7, #20]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f003 fcc4 	bl	80074a4 <USB_EPStartXfer>
 8003b1c:	e005      	b.n	8003b2a <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6979      	ldr	r1, [r7, #20]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f003 fcbd 	bl	80074a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003b40:	78fb      	ldrb	r3, [r7, #3]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	330a      	adds	r3, #10
 8003b4a:	015b      	lsls	r3, r3, #5
 8003b4c:	4413      	add	r3, r2
 8003b4e:	3304      	adds	r3, #4
 8003b50:	681b      	ldr	r3, [r3, #0]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b086      	sub	sp, #24
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	603b      	str	r3, [r7, #0]
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b6e:	7afb      	ldrb	r3, [r7, #11]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	015b      	lsls	r3, r3, #5
 8003b76:	3328      	adds	r3, #40	; 0x28
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	2201      	movs	r2, #1
 8003b94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b96:	7afb      	ldrb	r3, [r7, #11]
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ba2:	7afb      	ldrb	r3, [r7, #11]
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d106      	bne.n	8003bba <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6979      	ldr	r1, [r7, #20]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f003 fc76 	bl	80074a4 <USB_EPStartXfer>
 8003bb8:	e005      	b.n	8003bc6 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6979      	ldr	r1, [r7, #20]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f003 fc6f 	bl	80074a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3718      	adds	r7, #24
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003bdc:	78fb      	ldrb	r3, [r7, #3]
 8003bde:	f003 0207 	and.w	r2, r3, #7
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d901      	bls.n	8003bee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e046      	b.n	8003c7c <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003bee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	da0b      	bge.n	8003c0e <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bf6:	78fb      	ldrb	r3, [r7, #3]
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	015b      	lsls	r3, r3, #5
 8003bfe:	3328      	adds	r3, #40	; 0x28
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4413      	add	r3, r2
 8003c04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	705a      	strb	r2, [r3, #1]
 8003c0c:	e009      	b.n	8003c22 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c0e:	78fb      	ldrb	r3, [r7, #3]
 8003c10:	015b      	lsls	r3, r3, #5
 8003c12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c28:	78fb      	ldrb	r3, [r7, #3]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d101      	bne.n	8003c42 <HAL_PCD_EP_SetStall+0x72>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	e01c      	b.n	8003c7c <HAL_PCD_EP_SetStall+0xac>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68f9      	ldr	r1, [r7, #12]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f003 fedf 	bl	8007a14 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c56:	78fb      	ldrb	r3, [r7, #3]
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d108      	bne.n	8003c72 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4610      	mov	r0, r2
 8003c6e:	f003 fff7 	bl	8007c60 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	f003 020f 	and.w	r2, r3, #15
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d901      	bls.n	8003ca2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e03a      	b.n	8003d18 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ca2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	da0b      	bge.n	8003cc2 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003caa:	78fb      	ldrb	r3, [r7, #3]
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	015b      	lsls	r3, r3, #5
 8003cb2:	3328      	adds	r3, #40	; 0x28
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	705a      	strb	r2, [r3, #1]
 8003cc0:	e00b      	b.n	8003cda <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cc2:	78fb      	ldrb	r3, [r7, #3]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	015b      	lsls	r3, r3, #5
 8003cca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	4413      	add	r3, r2
 8003cd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ce0:	78fb      	ldrb	r3, [r7, #3]
 8003ce2:	f003 0307 	and.w	r3, r3, #7
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d101      	bne.n	8003cfa <HAL_PCD_EP_ClrStall+0x76>
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	e00e      	b.n	8003d18 <HAL_PCD_EP_ClrStall+0x94>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68f9      	ldr	r1, [r7, #12]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f003 fec5 	bl	8007a98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003d20:	b590      	push	{r4, r7, lr}
 8003d22:	b089      	sub	sp, #36	; 0x24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003d28:	e274      	b.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003d32:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003d34:	8afb      	ldrh	r3, [r7, #22]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003d3e:	7d7b      	ldrb	r3, [r7, #21]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f040 813c 	bne.w	8003fbe <PCD_EP_ISR_Handler+0x29e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003d46:	8afb      	ldrh	r3, [r7, #22]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d14f      	bne.n	8003df0 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d60:	b29c      	uxth	r4, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003d6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	3328      	adds	r3, #40	; 0x28
 8003d76:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	461a      	mov	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	00db      	lsls	r3, r3, #3
 8003d8a:	4413      	add	r3, r2
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	6812      	ldr	r2, [r2, #0]
 8003d90:	4413      	add	r3, r2
 8003d92:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	441a      	add	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003dae:	2100      	movs	r1, #0
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f009 fa67 	bl	800d284 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8228 	beq.w	8004214 <PCD_EP_ISR_Handler+0x4f4>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f040 8223 	bne.w	8004214 <PCD_EP_ISR_Handler+0x4f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	b292      	uxth	r2, r2
 8003de2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003dee:	e211      	b.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003df6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003e00:	8a7b      	ldrh	r3, [r7, #18]
 8003e02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d031      	beq.n	8003e6e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	4413      	add	r3, r2
 8003e24:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003e28:	881b      	ldrh	r3, [r3, #0]
 8003e2a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6818      	ldr	r0, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	f003 ff58 	bl	8007cfa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e56:	4013      	ands	r3, r2
 8003e58:	b29c      	uxth	r4, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003e62:	b292      	uxth	r2, r2
 8003e64:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f009 f9e2 	bl	800d230 <HAL_PCD_SetupStageCallback>
 8003e6c:	e1d2      	b.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003e6e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f280 81ce 	bge.w	8004214 <PCD_EP_ISR_Handler+0x4f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e84:	4013      	ands	r3, r2
 8003e86:	b29c      	uxth	r4, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003e90:	b292      	uxth	r2, r2
 8003e92:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	4413      	add	r3, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	4413      	add	r3, r2
 8003eae:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003eb2:	881b      	ldrh	r3, [r3, #0]
 8003eb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d019      	beq.n	8003ef8 <PCD_EP_ISR_Handler+0x1d8>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d015      	beq.n	8003ef8 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6959      	ldr	r1, [r3, #20]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	f003 ff0c 	bl	8007cfa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	695a      	ldr	r2, [r3, #20]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	441a      	add	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f009 f9ae 	bl	800d254 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	461c      	mov	r4, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	441c      	add	r4, r3
 8003f0a:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8003f0e:	461c      	mov	r4, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10e      	bne.n	8003f36 <PCD_EP_ISR_Handler+0x216>
 8003f18:	8823      	ldrh	r3, [r4, #0]
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	8023      	strh	r3, [r4, #0]
 8003f24:	8823      	ldrh	r3, [r4, #0]
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	8023      	strh	r3, [r4, #0]
 8003f34:	e02d      	b.n	8003f92 <PCD_EP_ISR_Handler+0x272>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b3e      	cmp	r3, #62	; 0x3e
 8003f3c:	d812      	bhi.n	8003f64 <PCD_EP_ISR_Handler+0x244>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	085b      	lsrs	r3, r3, #1
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <PCD_EP_ISR_Handler+0x238>
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	3301      	adds	r3, #1
 8003f56:	61bb      	str	r3, [r7, #24]
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	029b      	lsls	r3, r3, #10
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	8023      	strh	r3, [r4, #0]
 8003f62:	e016      	b.n	8003f92 <PCD_EP_ISR_Handler+0x272>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	095b      	lsrs	r3, r3, #5
 8003f6a:	61bb      	str	r3, [r7, #24]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d102      	bne.n	8003f7e <PCD_EP_ISR_Handler+0x25e>
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	61bb      	str	r3, [r7, #24]
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	029b      	lsls	r3, r3, #10
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fa2:	b29c      	uxth	r4, r3
 8003fa4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003fa8:	b29c      	uxth	r4, r3
 8003faa:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003fae:	b29c      	uxth	r4, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	4b9e      	ldr	r3, [pc, #632]	; (8004230 <PCD_EP_ISR_Handler+0x510>)
 8003fb6:	4323      	orrs	r3, r4
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	8013      	strh	r3, [r2, #0]
 8003fbc:	e12a      	b.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
    else
    {
      /* Decode and service non control endpoints interrupt */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	7d7b      	ldrb	r3, [r7, #21]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003fce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f280 80cb 	bge.w	800416e <PCD_EP_ISR_Handler+0x44e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	7d7b      	ldrb	r3, [r7, #21]
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4413      	add	r3, r2
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003fec:	4013      	ands	r3, r2
 8003fee:	b29c      	uxth	r4, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	7d7b      	ldrb	r3, [r7, #21]
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004000:	b292      	uxth	r2, r2
 8004002:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004004:	7d7b      	ldrb	r3, [r7, #21]
 8004006:	015b      	lsls	r3, r3, #5
 8004008:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	4413      	add	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering */
        if (ep->doublebuffer == 0U)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	7b1b      	ldrb	r3, [r3, #12]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d11f      	bne.n	800405a <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004022:	b29b      	uxth	r3, r3
 8004024:	461a      	mov	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4413      	add	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	4413      	add	r3, r2
 8004034:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800403e:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8004040:	8bfb      	ldrh	r3, [r7, #30]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d06e      	beq.n	8004124 <PCD_EP_ISR_Handler+0x404>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6959      	ldr	r1, [r3, #20]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	88da      	ldrh	r2, [r3, #6]
 8004052:	8bfb      	ldrh	r3, [r7, #30]
 8004054:	f003 fe51 	bl	8007cfa <USB_ReadPMA>
 8004058:	e064      	b.n	8004124 <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	b29b      	uxth	r3, r3
 800406c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004074:	b29c      	uxth	r4, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	461a      	mov	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	441a      	add	r2, r3
 8004084:	4b6b      	ldr	r3, [pc, #428]	; (8004234 <PCD_EP_ISR_Handler+0x514>)
 8004086:	4323      	orrs	r3, r4
 8004088:	b29b      	uxth	r3, r3
 800408a:	8013      	strh	r3, [r2, #0]

          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	461a      	mov	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	b29b      	uxth	r3, r3
 800409e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d01f      	beq.n	80040e6 <PCD_EP_ISR_Handler+0x3c6>
          {
            /* read from endpoint BUF0Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	4413      	add	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6812      	ldr	r2, [r2, #0]
 80040be:	4413      	add	r3, r2
 80040c0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040ca:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80040cc:	8bfb      	ldrh	r3, [r7, #30]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d028      	beq.n	8004124 <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6959      	ldr	r1, [r3, #20]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	891a      	ldrh	r2, [r3, #8]
 80040de:	8bfb      	ldrh	r3, [r7, #30]
 80040e0:	f003 fe0b 	bl	8007cfa <USB_ReadPMA>
 80040e4:	e01e      	b.n	8004124 <PCD_EP_ISR_Handler+0x404>
            }
          }
          else
          {
            /* read from endpoint BUF1Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	461a      	mov	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4413      	add	r3, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6812      	ldr	r2, [r2, #0]
 80040fe:	4413      	add	r3, r2
 8004100:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800410a:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800410c:	8bfb      	ldrh	r3, [r7, #30]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d008      	beq.n	8004124 <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6959      	ldr	r1, [r3, #20]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	895a      	ldrh	r2, [r3, #10]
 800411e:	8bfb      	ldrh	r3, [r7, #30]
 8004120:	f003 fdeb 	bl	8007cfa <USB_ReadPMA>
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	8bfb      	ldrh	r3, [r7, #30]
 800412a:	441a      	add	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	695a      	ldr	r2, [r3, #20]
 8004134:	8bfb      	ldrh	r3, [r7, #30]
 8004136:	441a      	add	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d004      	beq.n	800414e <PCD_EP_ISR_Handler+0x42e>
 8004144:	8bfa      	ldrh	r2, [r7, #30]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	429a      	cmp	r2, r3
 800414c:	d206      	bcs.n	800415c <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	4619      	mov	r1, r3
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f009 f87d 	bl	800d254 <HAL_PCD_DataOutStageCallback>
 800415a:	e008      	b.n	800416e <PCD_EP_ISR_Handler+0x44e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	7819      	ldrb	r1, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	695a      	ldr	r2, [r3, #20]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7ff fca9 	bl	8003ac0 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800416e:	8a7b      	ldrh	r3, [r7, #18]
 8004170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004174:	2b00      	cmp	r3, #0
 8004176:	d04d      	beq.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8004178:	7d7b      	ldrb	r3, [r7, #21]
 800417a:	015b      	lsls	r3, r3, #5
 800417c:	3328      	adds	r3, #40	; 0x28
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	4413      	add	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	461a      	mov	r2, r3
 800418a:	7d7b      	ldrb	r3, [r7, #21]
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419c:	b29c      	uxth	r4, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	7d7b      	ldrb	r3, [r7, #21]
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	441a      	add	r2, r3
 80041aa:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80041ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	8013      	strh	r3, [r2, #0]

        /* multi-packet on the NON control IN endpoint */
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041be:	b29b      	uxth	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	4413      	add	r3, r2
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	6812      	ldr	r2, [r2, #0]
 80041ce:	4413      	add	r3, r2
 80041d0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	441a      	add	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d106      	bne.n	8004202 <PCD_EP_ISR_Handler+0x4e2>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	4619      	mov	r1, r3
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f009 f842 	bl	800d284 <HAL_PCD_DataInStageCallback>
 8004200:	e008      	b.n	8004214 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	7819      	ldrb	r1, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	695a      	ldr	r2, [r3, #20]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7ff fca5 	bl	8003b5e <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800421c:	b29b      	uxth	r3, r3
 800421e:	b21b      	sxth	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	f6ff ad82 	blt.w	8003d2a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3724      	adds	r7, #36	; 0x24
 800422c:	46bd      	mov	sp, r7
 800422e:	bd90      	pop	{r4, r7, pc}
 8004230:	ffff8080 	.word	0xffff8080
 8004234:	ffff80c0 	.word	0xffff80c0

08004238 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004238:	b480      	push	{r7}
 800423a:	b087      	sub	sp, #28
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	607b      	str	r3, [r7, #4]
 8004242:	460b      	mov	r3, r1
 8004244:	817b      	strh	r3, [r7, #10]
 8004246:	4613      	mov	r3, r2
 8004248:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800424a:	897b      	ldrh	r3, [r7, #10]
 800424c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d008      	beq.n	8004268 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004256:	897b      	ldrh	r3, [r7, #10]
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	015b      	lsls	r3, r3, #5
 800425e:	3328      	adds	r3, #40	; 0x28
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4413      	add	r3, r2
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	e006      	b.n	8004276 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004268:	897b      	ldrh	r3, [r7, #10]
 800426a:	015b      	lsls	r3, r3, #5
 800426c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004276:	893b      	ldrh	r3, [r7, #8]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d107      	bne.n	800428c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2200      	movs	r2, #0
 8004280:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	b29a      	uxth	r2, r3
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	80da      	strh	r2, [r3, #6]
 800428a:	e00b      	b.n	80042a4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	2201      	movs	r2, #1
 8004290:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	b29a      	uxth	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	0c1b      	lsrs	r3, r3, #16
 800429e:	b29a      	uxth	r2, r3
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b085      	sub	sp, #20
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	f043 0302 	orr.w	r3, r3, #2
 80042f0:	b29a      	uxth	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <HAL_PWREx_GetVoltageRange+0x18>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40007000 	.word	0x40007000

08004324 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004332:	d130      	bne.n	8004396 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004334:	4b23      	ldr	r3, [pc, #140]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800433c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004340:	d038      	beq.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004342:	4b20      	ldr	r3, [pc, #128]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800434a:	4a1e      	ldr	r2, [pc, #120]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800434c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004350:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004352:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2232      	movs	r2, #50	; 0x32
 8004358:	fb02 f303 	mul.w	r3, r2, r3
 800435c:	4a1b      	ldr	r2, [pc, #108]	; (80043cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800435e:	fba2 2303 	umull	r2, r3, r2, r3
 8004362:	0c9b      	lsrs	r3, r3, #18
 8004364:	3301      	adds	r3, #1
 8004366:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004368:	e002      	b.n	8004370 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	3b01      	subs	r3, #1
 800436e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004370:	4b14      	ldr	r3, [pc, #80]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800437c:	d102      	bne.n	8004384 <HAL_PWREx_ControlVoltageScaling+0x60>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f2      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004384:	4b0f      	ldr	r3, [pc, #60]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800438c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004390:	d110      	bne.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e00f      	b.n	80043b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004396:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800439e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a2:	d007      	beq.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043a4:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043ac:	4a05      	ldr	r2, [pc, #20]	; (80043c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40007000 	.word	0x40007000
 80043c8:	20000000 	.word	0x20000000
 80043cc:	431bde83 	.word	0x431bde83

080043d0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80043d4:	4b05      	ldr	r3, [pc, #20]	; (80043ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	4a04      	ldr	r2, [pc, #16]	; (80043ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80043da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043de:	6053      	str	r3, [r2, #4]
}
 80043e0:	bf00      	nop
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40007000 	.word	0x40007000

080043f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	f000 bc11 	b.w	8004c26 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004404:	4ba0      	ldr	r3, [pc, #640]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f003 030c 	and.w	r3, r3, #12
 800440c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800440e:	4b9e      	ldr	r3, [pc, #632]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0310 	and.w	r3, r3, #16
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 80e4 	beq.w	80045ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d007      	beq.n	800443c <HAL_RCC_OscConfig+0x4c>
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	2b0c      	cmp	r3, #12
 8004430:	f040 808b 	bne.w	800454a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	2b01      	cmp	r3, #1
 8004438:	f040 8087 	bne.w	800454a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800443c:	4b92      	ldr	r3, [pc, #584]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d005      	beq.n	8004454 <HAL_RCC_OscConfig+0x64>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d101      	bne.n	8004454 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e3e8      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a1a      	ldr	r2, [r3, #32]
 8004458:	4b8b      	ldr	r3, [pc, #556]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0308 	and.w	r3, r3, #8
 8004460:	2b00      	cmp	r3, #0
 8004462:	d004      	beq.n	800446e <HAL_RCC_OscConfig+0x7e>
 8004464:	4b88      	ldr	r3, [pc, #544]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800446c:	e005      	b.n	800447a <HAL_RCC_OscConfig+0x8a>
 800446e:	4b86      	ldr	r3, [pc, #536]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004470:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004474:	091b      	lsrs	r3, r3, #4
 8004476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800447a:	4293      	cmp	r3, r2
 800447c:	d223      	bcs.n	80044c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	4618      	mov	r0, r3
 8004484:	f000 fd94 	bl	8004fb0 <RCC_SetFlashLatencyFromMSIRange>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e3c9      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004492:	4b7d      	ldr	r3, [pc, #500]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a7c      	ldr	r2, [pc, #496]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004498:	f043 0308 	orr.w	r3, r3, #8
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b7a      	ldr	r3, [pc, #488]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	4977      	ldr	r1, [pc, #476]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044b0:	4b75      	ldr	r3, [pc, #468]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	4972      	ldr	r1, [pc, #456]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
 80044c4:	e025      	b.n	8004512 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044c6:	4b70      	ldr	r3, [pc, #448]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a6f      	ldr	r2, [pc, #444]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044cc:	f043 0308 	orr.w	r3, r3, #8
 80044d0:	6013      	str	r3, [r2, #0]
 80044d2:	4b6d      	ldr	r3, [pc, #436]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	496a      	ldr	r1, [pc, #424]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044e4:	4b68      	ldr	r3, [pc, #416]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	4965      	ldr	r1, [pc, #404]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d109      	bne.n	8004512 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fd54 	bl	8004fb0 <RCC_SetFlashLatencyFromMSIRange>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e389      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004512:	f000 fc6f 	bl	8004df4 <HAL_RCC_GetSysClockFreq>
 8004516:	4601      	mov	r1, r0
 8004518:	4b5b      	ldr	r3, [pc, #364]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	091b      	lsrs	r3, r3, #4
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	4a5a      	ldr	r2, [pc, #360]	; (800468c <HAL_RCC_OscConfig+0x29c>)
 8004524:	5cd3      	ldrb	r3, [r2, r3]
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	fa21 f303 	lsr.w	r3, r1, r3
 800452e:	4a58      	ldr	r2, [pc, #352]	; (8004690 <HAL_RCC_OscConfig+0x2a0>)
 8004530:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004532:	4b58      	ldr	r3, [pc, #352]	; (8004694 <HAL_RCC_OscConfig+0x2a4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fc fde2 	bl	8001100 <HAL_InitTick>
 800453c:	4603      	mov	r3, r0
 800453e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d052      	beq.n	80045ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004546:	7bfb      	ldrb	r3, [r7, #15]
 8004548:	e36d      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d032      	beq.n	80045b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004552:	4b4d      	ldr	r3, [pc, #308]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a4c      	ldr	r2, [pc, #304]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004558:	f043 0301 	orr.w	r3, r3, #1
 800455c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800455e:	f7fd ffbb 	bl	80024d8 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004566:	f7fd ffb7 	bl	80024d8 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e356      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004578:	4b43      	ldr	r3, [pc, #268]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0f0      	beq.n	8004566 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004584:	4b40      	ldr	r3, [pc, #256]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a3f      	ldr	r2, [pc, #252]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800458a:	f043 0308 	orr.w	r3, r3, #8
 800458e:	6013      	str	r3, [r2, #0]
 8004590:	4b3d      	ldr	r3, [pc, #244]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	493a      	ldr	r1, [pc, #232]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045a2:	4b39      	ldr	r3, [pc, #228]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	021b      	lsls	r3, r3, #8
 80045b0:	4935      	ldr	r1, [pc, #212]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	604b      	str	r3, [r1, #4]
 80045b6:	e01a      	b.n	80045ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045b8:	4b33      	ldr	r3, [pc, #204]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a32      	ldr	r2, [pc, #200]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80045be:	f023 0301 	bic.w	r3, r3, #1
 80045c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045c4:	f7fd ff88 	bl	80024d8 <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045ca:	e008      	b.n	80045de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045cc:	f7fd ff84 	bl	80024d8 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d901      	bls.n	80045de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e323      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045de:	4b2a      	ldr	r3, [pc, #168]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1f0      	bne.n	80045cc <HAL_RCC_OscConfig+0x1dc>
 80045ea:	e000      	b.n	80045ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d073      	beq.n	80046e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d005      	beq.n	800460c <HAL_RCC_OscConfig+0x21c>
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	2b0c      	cmp	r3, #12
 8004604:	d10e      	bne.n	8004624 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b03      	cmp	r3, #3
 800460a:	d10b      	bne.n	8004624 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800460c:	4b1e      	ldr	r3, [pc, #120]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d063      	beq.n	80046e0 <HAL_RCC_OscConfig+0x2f0>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d15f      	bne.n	80046e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e300      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800462c:	d106      	bne.n	800463c <HAL_RCC_OscConfig+0x24c>
 800462e:	4b16      	ldr	r3, [pc, #88]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a15      	ldr	r2, [pc, #84]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	e01d      	b.n	8004678 <HAL_RCC_OscConfig+0x288>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004644:	d10c      	bne.n	8004660 <HAL_RCC_OscConfig+0x270>
 8004646:	4b10      	ldr	r3, [pc, #64]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a0f      	ldr	r2, [pc, #60]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800464c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	4b0d      	ldr	r3, [pc, #52]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a0c      	ldr	r2, [pc, #48]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800465c:	6013      	str	r3, [r2, #0]
 800465e:	e00b      	b.n	8004678 <HAL_RCC_OscConfig+0x288>
 8004660:	4b09      	ldr	r3, [pc, #36]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a08      	ldr	r2, [pc, #32]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800466a:	6013      	str	r3, [r2, #0]
 800466c:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a05      	ldr	r2, [pc, #20]	; (8004688 <HAL_RCC_OscConfig+0x298>)
 8004672:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d01b      	beq.n	80046b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004680:	f7fd ff2a 	bl	80024d8 <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004686:	e010      	b.n	80046aa <HAL_RCC_OscConfig+0x2ba>
 8004688:	40021000 	.word	0x40021000
 800468c:	0800e3d8 	.word	0x0800e3d8
 8004690:	20000000 	.word	0x20000000
 8004694:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004698:	f7fd ff1e 	bl	80024d8 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b64      	cmp	r3, #100	; 0x64
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e2bd      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046aa:	4baf      	ldr	r3, [pc, #700]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d0f0      	beq.n	8004698 <HAL_RCC_OscConfig+0x2a8>
 80046b6:	e014      	b.n	80046e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fd ff0e 	bl	80024d8 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c0:	f7fd ff0a 	bl	80024d8 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b64      	cmp	r3, #100	; 0x64
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e2a9      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046d2:	4ba5      	ldr	r3, [pc, #660]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x2d0>
 80046de:	e000      	b.n	80046e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d060      	beq.n	80047b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_OscConfig+0x310>
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	2b0c      	cmp	r3, #12
 80046f8:	d119      	bne.n	800472e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d116      	bne.n	800472e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004700:	4b99      	ldr	r3, [pc, #612]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_RCC_OscConfig+0x328>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e286      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004718:	4b93      	ldr	r3, [pc, #588]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	061b      	lsls	r3, r3, #24
 8004726:	4990      	ldr	r1, [pc, #576]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004728:	4313      	orrs	r3, r2
 800472a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800472c:	e040      	b.n	80047b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d023      	beq.n	800477e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004736:	4b8c      	ldr	r3, [pc, #560]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a8b      	ldr	r2, [pc, #556]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800473c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004740:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004742:	f7fd fec9 	bl	80024d8 <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800474a:	f7fd fec5 	bl	80024d8 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e264      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800475c:	4b82      	ldr	r3, [pc, #520]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0f0      	beq.n	800474a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004768:	4b7f      	ldr	r3, [pc, #508]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	061b      	lsls	r3, r3, #24
 8004776:	497c      	ldr	r1, [pc, #496]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004778:	4313      	orrs	r3, r2
 800477a:	604b      	str	r3, [r1, #4]
 800477c:	e018      	b.n	80047b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800477e:	4b7a      	ldr	r3, [pc, #488]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a79      	ldr	r2, [pc, #484]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004784:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004788:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478a:	f7fd fea5 	bl	80024d8 <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004792:	f7fd fea1 	bl	80024d8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e240      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047a4:	4b70      	ldr	r3, [pc, #448]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1f0      	bne.n	8004792 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d03c      	beq.n	8004836 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d01c      	beq.n	80047fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c4:	4b68      	ldr	r3, [pc, #416]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80047c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047ca:	4a67      	ldr	r2, [pc, #412]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80047cc:	f043 0301 	orr.w	r3, r3, #1
 80047d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d4:	f7fd fe80 	bl	80024d8 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047dc:	f7fd fe7c 	bl	80024d8 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e21b      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047ee:	4b5e      	ldr	r3, [pc, #376]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80047f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0ef      	beq.n	80047dc <HAL_RCC_OscConfig+0x3ec>
 80047fc:	e01b      	b.n	8004836 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047fe:	4b5a      	ldr	r3, [pc, #360]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004800:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004804:	4a58      	ldr	r2, [pc, #352]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004806:	f023 0301 	bic.w	r3, r3, #1
 800480a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480e:	f7fd fe63 	bl	80024d8 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004816:	f7fd fe5f 	bl	80024d8 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e1fe      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004828:	4b4f      	ldr	r3, [pc, #316]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800482a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1ef      	bne.n	8004816 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0304 	and.w	r3, r3, #4
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 80a6 	beq.w	8004990 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004844:	2300      	movs	r3, #0
 8004846:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004848:	4b47      	ldr	r3, [pc, #284]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10d      	bne.n	8004870 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004854:	4b44      	ldr	r3, [pc, #272]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004858:	4a43      	ldr	r2, [pc, #268]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800485a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800485e:	6593      	str	r3, [r2, #88]	; 0x58
 8004860:	4b41      	ldr	r3, [pc, #260]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004868:	60bb      	str	r3, [r7, #8]
 800486a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800486c:	2301      	movs	r3, #1
 800486e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004870:	4b3e      	ldr	r3, [pc, #248]	; (800496c <HAL_RCC_OscConfig+0x57c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004878:	2b00      	cmp	r3, #0
 800487a:	d118      	bne.n	80048ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800487c:	4b3b      	ldr	r3, [pc, #236]	; (800496c <HAL_RCC_OscConfig+0x57c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a3a      	ldr	r2, [pc, #232]	; (800496c <HAL_RCC_OscConfig+0x57c>)
 8004882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004886:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004888:	f7fd fe26 	bl	80024d8 <HAL_GetTick>
 800488c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004890:	f7fd fe22 	bl	80024d8 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e1c1      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a2:	4b32      	ldr	r3, [pc, #200]	; (800496c <HAL_RCC_OscConfig+0x57c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d0f0      	beq.n	8004890 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d108      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4d8>
 80048b6:	4b2c      	ldr	r3, [pc, #176]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048bc:	4a2a      	ldr	r2, [pc, #168]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048c6:	e024      	b.n	8004912 <HAL_RCC_OscConfig+0x522>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	2b05      	cmp	r3, #5
 80048ce:	d110      	bne.n	80048f2 <HAL_RCC_OscConfig+0x502>
 80048d0:	4b25      	ldr	r3, [pc, #148]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d6:	4a24      	ldr	r2, [pc, #144]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048d8:	f043 0304 	orr.w	r3, r3, #4
 80048dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048e0:	4b21      	ldr	r3, [pc, #132]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e6:	4a20      	ldr	r2, [pc, #128]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048f0:	e00f      	b.n	8004912 <HAL_RCC_OscConfig+0x522>
 80048f2:	4b1d      	ldr	r3, [pc, #116]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f8:	4a1b      	ldr	r2, [pc, #108]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 80048fa:	f023 0301 	bic.w	r3, r3, #1
 80048fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004902:	4b19      	ldr	r3, [pc, #100]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 8004904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004908:	4a17      	ldr	r2, [pc, #92]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800490a:	f023 0304 	bic.w	r3, r3, #4
 800490e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d016      	beq.n	8004948 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491a:	f7fd fddd 	bl	80024d8 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004920:	e00a      	b.n	8004938 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004922:	f7fd fdd9 	bl	80024d8 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e176      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <HAL_RCC_OscConfig+0x578>)
 800493a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0ed      	beq.n	8004922 <HAL_RCC_OscConfig+0x532>
 8004946:	e01a      	b.n	800497e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004948:	f7fd fdc6 	bl	80024d8 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800494e:	e00f      	b.n	8004970 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004950:	f7fd fdc2 	bl	80024d8 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	; 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d906      	bls.n	8004970 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e15f      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
 8004966:	bf00      	nop
 8004968:	40021000 	.word	0x40021000
 800496c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004970:	4baa      	ldr	r3, [pc, #680]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1e8      	bne.n	8004950 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800497e:	7ffb      	ldrb	r3, [r7, #31]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d105      	bne.n	8004990 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004984:	4ba5      	ldr	r3, [pc, #660]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004988:	4aa4      	ldr	r2, [pc, #656]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 800498a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800498e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b00      	cmp	r3, #0
 800499a:	d03c      	beq.n	8004a16 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01c      	beq.n	80049de <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049a4:	4b9d      	ldr	r3, [pc, #628]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 80049a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049aa:	4a9c      	ldr	r2, [pc, #624]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b4:	f7fd fd90 	bl	80024d8 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049bc:	f7fd fd8c 	bl	80024d8 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e12b      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049ce:	4b93      	ldr	r3, [pc, #588]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 80049d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0ef      	beq.n	80049bc <HAL_RCC_OscConfig+0x5cc>
 80049dc:	e01b      	b.n	8004a16 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049de:	4b8f      	ldr	r3, [pc, #572]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 80049e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049e4:	4a8d      	ldr	r2, [pc, #564]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 80049e6:	f023 0301 	bic.w	r3, r3, #1
 80049ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ee:	f7fd fd73 	bl	80024d8 <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049f6:	f7fd fd6f 	bl	80024d8 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e10e      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a08:	4b84      	ldr	r3, [pc, #528]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004a0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1ef      	bne.n	80049f6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 8102 	beq.w	8004c24 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	f040 80c5 	bne.w	8004bb4 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a2a:	4b7c      	ldr	r3, [pc, #496]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f003 0203 	and.w	r2, r3, #3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d12c      	bne.n	8004a98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d123      	bne.n	8004a98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d11b      	bne.n	8004a98 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d113      	bne.n	8004a98 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a7a:	085b      	lsrs	r3, r3, #1
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d109      	bne.n	8004a98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8e:	085b      	lsrs	r3, r3, #1
 8004a90:	3b01      	subs	r3, #1
 8004a92:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d067      	beq.n	8004b68 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	2b0c      	cmp	r3, #12
 8004a9c:	d062      	beq.n	8004b64 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a9e:	4b5f      	ldr	r3, [pc, #380]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e0bb      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004aae:	4b5b      	ldr	r3, [pc, #364]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a5a      	ldr	r2, [pc, #360]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004ab4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ab8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004aba:	f7fd fd0d 	bl	80024d8 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac2:	f7fd fd09 	bl	80024d8 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e0a8      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ad4:	4b51      	ldr	r3, [pc, #324]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1f0      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ae0:	4b4e      	ldr	r3, [pc, #312]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	4b4e      	ldr	r3, [pc, #312]	; (8004c20 <HAL_RCC_OscConfig+0x830>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004af0:	3a01      	subs	r2, #1
 8004af2:	0112      	lsls	r2, r2, #4
 8004af4:	4311      	orrs	r1, r2
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004afa:	0212      	lsls	r2, r2, #8
 8004afc:	4311      	orrs	r1, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b02:	0852      	lsrs	r2, r2, #1
 8004b04:	3a01      	subs	r2, #1
 8004b06:	0552      	lsls	r2, r2, #21
 8004b08:	4311      	orrs	r1, r2
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b0e:	0852      	lsrs	r2, r2, #1
 8004b10:	3a01      	subs	r2, #1
 8004b12:	0652      	lsls	r2, r2, #25
 8004b14:	4311      	orrs	r1, r2
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b1a:	06d2      	lsls	r2, r2, #27
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	493f      	ldr	r1, [pc, #252]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b24:	4b3d      	ldr	r3, [pc, #244]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a3c      	ldr	r2, [pc, #240]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b30:	4b3a      	ldr	r3, [pc, #232]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4a39      	ldr	r2, [pc, #228]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b3c:	f7fd fccc 	bl	80024d8 <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b44:	f7fd fcc8 	bl	80024d8 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e067      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b56:	4b31      	ldr	r3, [pc, #196]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b62:	e05f      	b.n	8004c24 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e05e      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b68:	4b2c      	ldr	r3, [pc, #176]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d157      	bne.n	8004c24 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b74:	4b29      	ldr	r3, [pc, #164]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a28      	ldr	r2, [pc, #160]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b80:	4b26      	ldr	r3, [pc, #152]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	4a25      	ldr	r2, [pc, #148]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b8c:	f7fd fca4 	bl	80024d8 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b92:	e008      	b.n	8004ba6 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b94:	f7fd fca0 	bl	80024d8 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e03f      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ba6:	4b1d      	ldr	r3, [pc, #116]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d0f0      	beq.n	8004b94 <HAL_RCC_OscConfig+0x7a4>
 8004bb2:	e037      	b.n	8004c24 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d02d      	beq.n	8004c16 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bba:	4b18      	ldr	r3, [pc, #96]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a17      	ldr	r2, [pc, #92]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004bc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bc4:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bc6:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d105      	bne.n	8004bde <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004bd2:	4b12      	ldr	r3, [pc, #72]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	4a11      	ldr	r2, [pc, #68]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004bd8:	f023 0303 	bic.w	r3, r3, #3
 8004bdc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004bde:	4b0f      	ldr	r3, [pc, #60]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	4a0e      	ldr	r2, [pc, #56]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004be4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bec:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bee:	f7fd fc73 	bl	80024d8 <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf6:	f7fd fc6f 	bl	80024d8 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e00e      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <HAL_RCC_OscConfig+0x82c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1f0      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x806>
 8004c14:	e006      	b.n	8004c24 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e005      	b.n	8004c26 <HAL_RCC_OscConfig+0x836>
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3720      	adds	r7, #32
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop

08004c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0c8      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c44:	4b66      	ldr	r3, [pc, #408]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	683a      	ldr	r2, [r7, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d910      	bls.n	8004c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c52:	4b63      	ldr	r3, [pc, #396]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f023 0207 	bic.w	r2, r3, #7
 8004c5a:	4961      	ldr	r1, [pc, #388]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c62:	4b5f      	ldr	r3, [pc, #380]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0307 	and.w	r3, r3, #7
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d001      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e0b0      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d04c      	beq.n	8004d1a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	2b03      	cmp	r3, #3
 8004c86:	d107      	bne.n	8004c98 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c88:	4b56      	ldr	r3, [pc, #344]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d121      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e09e      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d107      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca0:	4b50      	ldr	r3, [pc, #320]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d115      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e092      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d107      	bne.n	8004cc8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cb8:	4b4a      	ldr	r3, [pc, #296]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d109      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e086      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cc8:	4b46      	ldr	r3, [pc, #280]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e07e      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cd8:	4b42      	ldr	r3, [pc, #264]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f023 0203 	bic.w	r2, r3, #3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	493f      	ldr	r1, [pc, #252]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cea:	f7fd fbf5 	bl	80024d8 <HAL_GetTick>
 8004cee:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf0:	e00a      	b.n	8004d08 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cf2:	f7fd fbf1 	bl	80024d8 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e066      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d08:	4b36      	ldr	r3, [pc, #216]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 020c 	and.w	r2, r3, #12
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d1eb      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d008      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d26:	4b2f      	ldr	r3, [pc, #188]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	492c      	ldr	r1, [pc, #176]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d38:	4b29      	ldr	r3, [pc, #164]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d210      	bcs.n	8004d68 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d46:	4b26      	ldr	r3, [pc, #152]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f023 0207 	bic.w	r2, r3, #7
 8004d4e:	4924      	ldr	r1, [pc, #144]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d56:	4b22      	ldr	r3, [pc, #136]	; (8004de0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e036      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d008      	beq.n	8004d86 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d74:	4b1b      	ldr	r3, [pc, #108]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	4918      	ldr	r1, [pc, #96]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0308 	and.w	r3, r3, #8
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d009      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d92:	4b14      	ldr	r3, [pc, #80]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	4910      	ldr	r1, [pc, #64]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004da6:	f000 f825 	bl	8004df4 <HAL_RCC_GetSysClockFreq>
 8004daa:	4601      	mov	r1, r0
 8004dac:	4b0d      	ldr	r3, [pc, #52]	; (8004de4 <HAL_RCC_ClockConfig+0x1b4>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	091b      	lsrs	r3, r3, #4
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	4a0c      	ldr	r2, [pc, #48]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004db8:	5cd3      	ldrb	r3, [r2, r3]
 8004dba:	f003 031f 	and.w	r3, r3, #31
 8004dbe:	fa21 f303 	lsr.w	r3, r1, r3
 8004dc2:	4a0a      	ldr	r2, [pc, #40]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004dc6:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <HAL_RCC_ClockConfig+0x1c0>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc f998 	bl	8001100 <HAL_InitTick>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	72fb      	strb	r3, [r7, #11]

  return status;
 8004dd4:	7afb      	ldrb	r3, [r7, #11]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	40022000 	.word	0x40022000
 8004de4:	40021000 	.word	0x40021000
 8004de8:	0800e3d8 	.word	0x0800e3d8
 8004dec:	20000000 	.word	0x20000000
 8004df0:	20000004 	.word	0x20000004

08004df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b089      	sub	sp, #36	; 0x24
 8004df8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e02:	4b3d      	ldr	r3, [pc, #244]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e0c:	4b3a      	ldr	r3, [pc, #232]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0303 	and.w	r3, r3, #3
 8004e14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0x34>
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	2b0c      	cmp	r3, #12
 8004e20:	d121      	bne.n	8004e66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d11e      	bne.n	8004e66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e28:	4b33      	ldr	r3, [pc, #204]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0308 	and.w	r3, r3, #8
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d107      	bne.n	8004e44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e34:	4b30      	ldr	r3, [pc, #192]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e3a:	0a1b      	lsrs	r3, r3, #8
 8004e3c:	f003 030f 	and.w	r3, r3, #15
 8004e40:	61fb      	str	r3, [r7, #28]
 8004e42:	e005      	b.n	8004e50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e44:	4b2c      	ldr	r3, [pc, #176]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	091b      	lsrs	r3, r3, #4
 8004e4a:	f003 030f 	and.w	r3, r3, #15
 8004e4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e50:	4a2a      	ldr	r2, [pc, #168]	; (8004efc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10d      	bne.n	8004e7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e64:	e00a      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d102      	bne.n	8004e72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e6c:	4b24      	ldr	r3, [pc, #144]	; (8004f00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e6e:	61bb      	str	r3, [r7, #24]
 8004e70:	e004      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d101      	bne.n	8004e7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e78:	4b22      	ldr	r3, [pc, #136]	; (8004f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	2b0c      	cmp	r3, #12
 8004e80:	d133      	bne.n	8004eea <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e82:	4b1d      	ldr	r3, [pc, #116]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f003 0303 	and.w	r3, r3, #3
 8004e8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d002      	beq.n	8004e98 <HAL_RCC_GetSysClockFreq+0xa4>
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d003      	beq.n	8004e9e <HAL_RCC_GetSysClockFreq+0xaa>
 8004e96:	e005      	b.n	8004ea4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e98:	4b19      	ldr	r3, [pc, #100]	; (8004f00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e9a:	617b      	str	r3, [r7, #20]
      break;
 8004e9c:	e005      	b.n	8004eaa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e9e:	4b19      	ldr	r3, [pc, #100]	; (8004f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ea0:	617b      	str	r3, [r7, #20]
      break;
 8004ea2:	e002      	b.n	8004eaa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	617b      	str	r3, [r7, #20]
      break;
 8004ea8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eaa:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	091b      	lsrs	r3, r3, #4
 8004eb0:	f003 0307 	and.w	r3, r3, #7
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004eb8:	4b0f      	ldr	r3, [pc, #60]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	0a1b      	lsrs	r3, r3, #8
 8004ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	fb02 f203 	mul.w	r2, r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ece:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ed0:	4b09      	ldr	r3, [pc, #36]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	0e5b      	lsrs	r3, r3, #25
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	3301      	adds	r3, #1
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004eea:	69bb      	ldr	r3, [r7, #24]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3724      	adds	r7, #36	; 0x24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	0800e3f0 	.word	0x0800e3f0
 8004f00:	00f42400 	.word	0x00f42400
 8004f04:	007a1200 	.word	0x007a1200

08004f08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f0c:	4b03      	ldr	r3, [pc, #12]	; (8004f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	20000000 	.word	0x20000000

08004f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f24:	f7ff fff0 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f28:	4601      	mov	r1, r0
 8004f2a:	4b06      	ldr	r3, [pc, #24]	; (8004f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	0adb      	lsrs	r3, r3, #11
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	4a04      	ldr	r2, [pc, #16]	; (8004f48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f36:	5cd3      	ldrb	r3, [r2, r3]
 8004f38:	f003 031f 	and.w	r3, r3, #31
 8004f3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	40021000 	.word	0x40021000
 8004f48:	0800e3e8 	.word	0x0800e3e8

08004f4c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	220f      	movs	r2, #15
 8004f5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004f5c:	4b12      	ldr	r3, [pc, #72]	; (8004fa8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f003 0203 	and.w	r2, r3, #3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004f68:	4b0f      	ldr	r3, [pc, #60]	; (8004fa8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004f74:	4b0c      	ldr	r3, [pc, #48]	; (8004fa8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004f80:	4b09      	ldr	r3, [pc, #36]	; (8004fa8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	08db      	lsrs	r3, r3, #3
 8004f86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004f8e:	4b07      	ldr	r3, [pc, #28]	; (8004fac <HAL_RCC_GetClockConfig+0x60>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0207 	and.w	r2, r3, #7
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	601a      	str	r2, [r3, #0]
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	40022000 	.word	0x40022000

08004fb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fb8:	2300      	movs	r3, #0
 8004fba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fbc:	4b2a      	ldr	r3, [pc, #168]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d003      	beq.n	8004fd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fc8:	f7ff f99e 	bl	8004308 <HAL_PWREx_GetVoltageRange>
 8004fcc:	6178      	str	r0, [r7, #20]
 8004fce:	e014      	b.n	8004ffa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fd0:	4b25      	ldr	r3, [pc, #148]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd4:	4a24      	ldr	r2, [pc, #144]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fda:	6593      	str	r3, [r2, #88]	; 0x58
 8004fdc:	4b22      	ldr	r3, [pc, #136]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe4:	60fb      	str	r3, [r7, #12]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fe8:	f7ff f98e 	bl	8004308 <HAL_PWREx_GetVoltageRange>
 8004fec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fee:	4b1e      	ldr	r3, [pc, #120]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff2:	4a1d      	ldr	r2, [pc, #116]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ff8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005000:	d10b      	bne.n	800501a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b80      	cmp	r3, #128	; 0x80
 8005006:	d919      	bls.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2ba0      	cmp	r3, #160	; 0xa0
 800500c:	d902      	bls.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800500e:	2302      	movs	r3, #2
 8005010:	613b      	str	r3, [r7, #16]
 8005012:	e013      	b.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005014:	2301      	movs	r3, #1
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	e010      	b.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b80      	cmp	r3, #128	; 0x80
 800501e:	d902      	bls.n	8005026 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005020:	2303      	movs	r3, #3
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e00a      	b.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b80      	cmp	r3, #128	; 0x80
 800502a:	d102      	bne.n	8005032 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800502c:	2302      	movs	r3, #2
 800502e:	613b      	str	r3, [r7, #16]
 8005030:	e004      	b.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b70      	cmp	r3, #112	; 0x70
 8005036:	d101      	bne.n	800503c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005038:	2301      	movs	r3, #1
 800503a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800503c:	4b0b      	ldr	r3, [pc, #44]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f023 0207 	bic.w	r2, r3, #7
 8005044:	4909      	ldr	r1, [pc, #36]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	4313      	orrs	r3, r2
 800504a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800504c:	4b07      	ldr	r3, [pc, #28]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	429a      	cmp	r2, r3
 8005058:	d001      	beq.n	800505e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e000      	b.n	8005060 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40021000 	.word	0x40021000
 800506c:	40022000 	.word	0x40022000

08005070 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005078:	2300      	movs	r3, #0
 800507a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800507c:	2300      	movs	r3, #0
 800507e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005088:	2b00      	cmp	r3, #0
 800508a:	d02f      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005090:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005094:	d005      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005096:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800509a:	d015      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x58>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80050a0:	e00f      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80050a2:	4b5d      	ldr	r3, [pc, #372]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	4a5c      	ldr	r2, [pc, #368]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050ae:	e00c      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3304      	adds	r3, #4
 80050b4:	2100      	movs	r1, #0
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 fa1e 	bl	80054f8 <RCCEx_PLLSAI1_Config>
 80050bc:	4603      	mov	r3, r0
 80050be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050c0:	e003      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	74fb      	strb	r3, [r7, #19]
      break;
 80050c6:	e000      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 80050c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050ca:	7cfb      	ldrb	r3, [r7, #19]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d10b      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050d0:	4b51      	ldr	r3, [pc, #324]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050de:	494e      	ldr	r1, [pc, #312]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80050e6:	e001      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e8:	7cfb      	ldrb	r3, [r7, #19]
 80050ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 809e 	beq.w	8005236 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050fa:	2300      	movs	r3, #0
 80050fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050fe:	4b46      	ldr	r3, [pc, #280]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800510a:	2301      	movs	r3, #1
 800510c:	e000      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800510e:	2300      	movs	r3, #0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00d      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005114:	4b40      	ldr	r3, [pc, #256]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005118:	4a3f      	ldr	r2, [pc, #252]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800511a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800511e:	6593      	str	r3, [r2, #88]	; 0x58
 8005120:	4b3d      	ldr	r3, [pc, #244]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005128:	60bb      	str	r3, [r7, #8]
 800512a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800512c:	2301      	movs	r3, #1
 800512e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005130:	4b3a      	ldr	r3, [pc, #232]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a39      	ldr	r2, [pc, #228]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005136:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800513a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800513c:	f7fd f9cc 	bl	80024d8 <HAL_GetTick>
 8005140:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005142:	e009      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005144:	f7fd f9c8 	bl	80024d8 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d902      	bls.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	74fb      	strb	r3, [r7, #19]
        break;
 8005156:	e005      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005158:	4b30      	ldr	r3, [pc, #192]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0ef      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d15a      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800516a:	4b2b      	ldr	r3, [pc, #172]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800516c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005170:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005174:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d01e      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	429a      	cmp	r2, r3
 8005184:	d019      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005186:	4b24      	ldr	r3, [pc, #144]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005190:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005192:	4b21      	ldr	r3, [pc, #132]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005198:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800519a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800519e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051a2:	4b1d      	ldr	r3, [pc, #116]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a8:	4a1b      	ldr	r2, [pc, #108]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051b2:	4a19      	ldr	r2, [pc, #100]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f003 0301 	and.w	r3, r3, #1
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d016      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c4:	f7fd f988 	bl	80024d8 <HAL_GetTick>
 80051c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ca:	e00b      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051cc:	f7fd f984 	bl	80024d8 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80051da:	4293      	cmp	r3, r2
 80051dc:	d902      	bls.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	74fb      	strb	r3, [r7, #19]
            break;
 80051e2:	e006      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051e4:	4b0c      	ldr	r3, [pc, #48]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0ec      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 80051f2:	7cfb      	ldrb	r3, [r7, #19]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10b      	bne.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051f8:	4b07      	ldr	r3, [pc, #28]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	4904      	ldr	r1, [pc, #16]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005208:	4313      	orrs	r3, r2
 800520a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800520e:	e009      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005210:	7cfb      	ldrb	r3, [r7, #19]
 8005212:	74bb      	strb	r3, [r7, #18]
 8005214:	e006      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8005216:	bf00      	nop
 8005218:	40021000 	.word	0x40021000
 800521c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005220:	7cfb      	ldrb	r3, [r7, #19]
 8005222:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005224:	7c7b      	ldrb	r3, [r7, #17]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d105      	bne.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800522a:	4bb2      	ldr	r3, [pc, #712]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800522c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522e:	4ab1      	ldr	r2, [pc, #708]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005234:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005242:	4bac      	ldr	r3, [pc, #688]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005248:	f023 0203 	bic.w	r2, r3, #3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	49a8      	ldr	r1, [pc, #672]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005252:	4313      	orrs	r3, r2
 8005254:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00a      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005264:	4ba3      	ldr	r3, [pc, #652]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800526a:	f023 020c 	bic.w	r2, r3, #12
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	49a0      	ldr	r1, [pc, #640]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0304 	and.w	r3, r3, #4
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00a      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005286:	4b9b      	ldr	r3, [pc, #620]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005294:	4997      	ldr	r1, [pc, #604]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0320 	and.w	r3, r3, #32
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00a      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052a8:	4b92      	ldr	r3, [pc, #584]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b6:	498f      	ldr	r1, [pc, #572]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052ca:	4b8a      	ldr	r3, [pc, #552]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d8:	4986      	ldr	r1, [pc, #536]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00a      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052ec:	4b81      	ldr	r3, [pc, #516]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	497e      	ldr	r1, [pc, #504]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052fc:	4313      	orrs	r3, r2
 80052fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00a      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800530e:	4b79      	ldr	r3, [pc, #484]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005314:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531c:	4975      	ldr	r1, [pc, #468]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800531e:	4313      	orrs	r3, r2
 8005320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00a      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005330:	4b70      	ldr	r3, [pc, #448]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800533e:	496d      	ldr	r1, [pc, #436]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00a      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005352:	4b68      	ldr	r3, [pc, #416]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005358:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005360:	4964      	ldr	r1, [pc, #400]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005362:	4313      	orrs	r3, r2
 8005364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d028      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005374:	4b5f      	ldr	r3, [pc, #380]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005382:	495c      	ldr	r1, [pc, #368]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800538e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005392:	d106      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x332>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005394:	4b57      	ldr	r3, [pc, #348]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	4a56      	ldr	r2, [pc, #344]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800539a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539e:	60d3      	str	r3, [r2, #12]
 80053a0:	e011      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x356>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053aa:	d10c      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x356>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3304      	adds	r3, #4
 80053b0:	2101      	movs	r1, #1
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 f8a0 	bl	80054f8 <RCCEx_PLLSAI1_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80053bc:	7cfb      	ldrb	r3, [r7, #19]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x356>
        {
          /* set overall return value */
          status = ret;
 80053c2:	7cfb      	ldrb	r3, [r7, #19]
 80053c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d028      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80053d2:	4b48      	ldr	r3, [pc, #288]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e0:	4944      	ldr	r1, [pc, #272]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053f0:	d106      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x390>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f2:	4b40      	ldr	r3, [pc, #256]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	4a3f      	ldr	r2, [pc, #252]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053fc:	60d3      	str	r3, [r2, #12]
 80053fe:	e011      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005404:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005408:	d10c      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	3304      	adds	r3, #4
 800540e:	2101      	movs	r1, #1
 8005410:	4618      	mov	r0, r3
 8005412:	f000 f871 	bl	80054f8 <RCCEx_PLLSAI1_Config>
 8005416:	4603      	mov	r3, r0
 8005418:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800541a:	7cfb      	ldrb	r3, [r7, #19]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8005420:	7cfb      	ldrb	r3, [r7, #19]
 8005422:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d028      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005430:	4b30      	ldr	r3, [pc, #192]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005436:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800543e:	492d      	ldr	r1, [pc, #180]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005440:	4313      	orrs	r3, r2
 8005442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800544a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800544e:	d106      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005450:	4b28      	ldr	r3, [pc, #160]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	4a27      	ldr	r2, [pc, #156]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005456:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800545a:	60d3      	str	r3, [r2, #12]
 800545c:	e011      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x412>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005462:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005466:	d10c      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3304      	adds	r3, #4
 800546c:	2101      	movs	r1, #1
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f842 	bl	80054f8 <RCCEx_PLLSAI1_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005478:	7cfb      	ldrb	r3, [r7, #19]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x412>
      {
        /* set overall return value */
        status = ret;
 800547e:	7cfb      	ldrb	r3, [r7, #19]
 8005480:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d01c      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800548e:	4b19      	ldr	r3, [pc, #100]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005494:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549c:	4915      	ldr	r1, [pc, #84]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054ac:	d10c      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	3304      	adds	r3, #4
 80054b2:	2102      	movs	r1, #2
 80054b4:	4618      	mov	r0, r3
 80054b6:	f000 f81f 	bl	80054f8 <RCCEx_PLLSAI1_Config>
 80054ba:	4603      	mov	r3, r0
 80054bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054be:	7cfb      	ldrb	r3, [r7, #19]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x458>
      {
        /* set overall return value */
        status = ret;
 80054c4:	7cfb      	ldrb	r3, [r7, #19]
 80054c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00a      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x47a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054d4:	4b07      	ldr	r3, [pc, #28]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054da:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e2:	4904      	ldr	r1, [pc, #16]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80054ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40021000 	.word	0x40021000

080054f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005506:	4b73      	ldr	r3, [pc, #460]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f003 0303 	and.w	r3, r3, #3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d018      	beq.n	8005544 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005512:	4b70      	ldr	r3, [pc, #448]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f003 0203 	and.w	r2, r3, #3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d10d      	bne.n	800553e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
       ||
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800552a:	4b6a      	ldr	r3, [pc, #424]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	091b      	lsrs	r3, r3, #4
 8005530:	f003 0307 	and.w	r3, r3, #7
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
       ||
 800553a:	429a      	cmp	r2, r3
 800553c:	d044      	beq.n	80055c8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	73fb      	strb	r3, [r7, #15]
 8005542:	e041      	b.n	80055c8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b02      	cmp	r3, #2
 800554a:	d00c      	beq.n	8005566 <RCCEx_PLLSAI1_Config+0x6e>
 800554c:	2b03      	cmp	r3, #3
 800554e:	d013      	beq.n	8005578 <RCCEx_PLLSAI1_Config+0x80>
 8005550:	2b01      	cmp	r3, #1
 8005552:	d120      	bne.n	8005596 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005554:	4b5f      	ldr	r3, [pc, #380]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d11d      	bne.n	800559c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005564:	e01a      	b.n	800559c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005566:	4b5b      	ldr	r3, [pc, #364]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556e:	2b00      	cmp	r3, #0
 8005570:	d116      	bne.n	80055a0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005576:	e013      	b.n	80055a0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005578:	4b56      	ldr	r3, [pc, #344]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10f      	bne.n	80055a4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005584:	4b53      	ldr	r3, [pc, #332]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d109      	bne.n	80055a4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005594:	e006      	b.n	80055a4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
      break;
 800559a:	e004      	b.n	80055a6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800559c:	bf00      	nop
 800559e:	e002      	b.n	80055a6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80055a0:	bf00      	nop
 80055a2:	e000      	b.n	80055a6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80055a4:	bf00      	nop
    }

    if(status == HAL_OK)
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10d      	bne.n	80055c8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055ac:	4b49      	ldr	r3, [pc, #292]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6819      	ldr	r1, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	3b01      	subs	r3, #1
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	430b      	orrs	r3, r1
 80055c2:	4944      	ldr	r1, [pc, #272]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d17c      	bne.n	80056c8 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80055ce:	4b41      	ldr	r3, [pc, #260]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a40      	ldr	r2, [pc, #256]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80055d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055da:	f7fc ff7d 	bl	80024d8 <HAL_GetTick>
 80055de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055e0:	e009      	b.n	80055f6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055e2:	f7fc ff79 	bl	80024d8 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d902      	bls.n	80055f6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	73fb      	strb	r3, [r7, #15]
        break;
 80055f4:	e005      	b.n	8005602 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055f6:	4b37      	ldr	r3, [pc, #220]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1ef      	bne.n	80055e2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005602:	7bfb      	ldrb	r3, [r7, #15]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d15f      	bne.n	80056c8 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d110      	bne.n	8005630 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800560e:	4b31      	ldr	r3, [pc, #196]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005616:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6892      	ldr	r2, [r2, #8]
 800561e:	0211      	lsls	r1, r2, #8
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	68d2      	ldr	r2, [r2, #12]
 8005624:	06d2      	lsls	r2, r2, #27
 8005626:	430a      	orrs	r2, r1
 8005628:	492a      	ldr	r1, [pc, #168]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800562a:	4313      	orrs	r3, r2
 800562c:	610b      	str	r3, [r1, #16]
 800562e:	e027      	b.n	8005680 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d112      	bne.n	800565c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005636:	4b27      	ldr	r3, [pc, #156]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800563e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	6892      	ldr	r2, [r2, #8]
 8005646:	0211      	lsls	r1, r2, #8
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6912      	ldr	r2, [r2, #16]
 800564c:	0852      	lsrs	r2, r2, #1
 800564e:	3a01      	subs	r2, #1
 8005650:	0552      	lsls	r2, r2, #21
 8005652:	430a      	orrs	r2, r1
 8005654:	491f      	ldr	r1, [pc, #124]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005656:	4313      	orrs	r3, r2
 8005658:	610b      	str	r3, [r1, #16]
 800565a:	e011      	b.n	8005680 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800565c:	4b1d      	ldr	r3, [pc, #116]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005664:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	6892      	ldr	r2, [r2, #8]
 800566c:	0211      	lsls	r1, r2, #8
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6952      	ldr	r2, [r2, #20]
 8005672:	0852      	lsrs	r2, r2, #1
 8005674:	3a01      	subs	r2, #1
 8005676:	0652      	lsls	r2, r2, #25
 8005678:	430a      	orrs	r2, r1
 800567a:	4916      	ldr	r1, [pc, #88]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800567c:	4313      	orrs	r3, r2
 800567e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005680:	4b14      	ldr	r3, [pc, #80]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a13      	ldr	r2, [pc, #76]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005686:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800568a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800568c:	f7fc ff24 	bl	80024d8 <HAL_GetTick>
 8005690:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005692:	e009      	b.n	80056a8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005694:	f7fc ff20 	bl	80024d8 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d902      	bls.n	80056a8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	73fb      	strb	r3, [r7, #15]
          break;
 80056a6:	e005      	b.n	80056b4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056a8:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0ef      	beq.n	8005694 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80056b4:	7bfb      	ldrb	r3, [r7, #15]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d106      	bne.n	80056c8 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80056ba:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056bc:	691a      	ldr	r2, [r3, #16]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	4904      	ldr	r1, [pc, #16]	; (80056d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	40021000 	.word	0x40021000

080056d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e07c      	b.n	80057e4 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7fb fc7d 	bl	8001004 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2202      	movs	r2, #2
 800570e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005720:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800572a:	d902      	bls.n	8005732 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	e002      	b.n	8005738 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005736:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005740:	d007      	beq.n	8005752 <HAL_SPI_Init+0x7a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800574a:	d002      	beq.n	8005752 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005756:	2b00      	cmp	r3, #0
 8005758:	d10b      	bne.n	8005772 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005762:	d903      	bls.n	800576c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	631a      	str	r2, [r3, #48]	; 0x30
 800576a:	e002      	b.n	8005772 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005790:	431a      	orrs	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	69db      	ldr	r3, [r3, #28]
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a1b      	ldr	r3, [r3, #32]
 800579c:	ea42 0103 	orr.w	r1, r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	0c1b      	lsrs	r3, r3, #16
 80057b2:	f003 0204 	and.w	r2, r3, #4
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057c0:	431a      	orrs	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	ea42 0103 	orr.w	r1, r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b088      	sub	sp, #32
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	4613      	mov	r3, r2
 80057fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <HAL_SPI_Transmit+0x22>
 800580a:	2302      	movs	r3, #2
 800580c:	e150      	b.n	8005ab0 <HAL_SPI_Transmit+0x2c4>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005816:	f7fc fe5f 	bl	80024d8 <HAL_GetTick>
 800581a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	d002      	beq.n	8005832 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800582c:	2302      	movs	r3, #2
 800582e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005830:	e135      	b.n	8005a9e <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <HAL_SPI_Transmit+0x52>
 8005838:	88fb      	ldrh	r3, [r7, #6]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d102      	bne.n	8005844 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005842:	e12c      	b.n	8005a9e <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2203      	movs	r2, #3
 8005848:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	68ba      	ldr	r2, [r7, #8]
 8005856:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	88fa      	ldrh	r2, [r7, #6]
 800585c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	88fa      	ldrh	r2, [r7, #6]
 8005862:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800588e:	d107      	bne.n	80058a0 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800589e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058aa:	2b40      	cmp	r3, #64	; 0x40
 80058ac:	d007      	beq.n	80058be <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058c6:	d94b      	bls.n	8005960 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d002      	beq.n	80058d6 <HAL_SPI_Transmit+0xea>
 80058d0:	8afb      	ldrh	r3, [r7, #22]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d13e      	bne.n	8005954 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058da:	881a      	ldrh	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e6:	1c9a      	adds	r2, r3, #2
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	3b01      	subs	r3, #1
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058fa:	e02b      	b.n	8005954 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b02      	cmp	r3, #2
 8005908:	d112      	bne.n	8005930 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800590e:	881a      	ldrh	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591a:	1c9a      	adds	r2, r3, #2
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005924:	b29b      	uxth	r3, r3
 8005926:	3b01      	subs	r3, #1
 8005928:	b29a      	uxth	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800592e:	e011      	b.n	8005954 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005930:	f7fc fdd2 	bl	80024d8 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d803      	bhi.n	8005948 <HAL_SPI_Transmit+0x15c>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005946:	d102      	bne.n	800594e <HAL_SPI_Transmit+0x162>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d102      	bne.n	8005954 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005952:	e0a4      	b.n	8005a9e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005958:	b29b      	uxth	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1ce      	bne.n	80058fc <HAL_SPI_Transmit+0x110>
 800595e:	e07c      	b.n	8005a5a <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d002      	beq.n	800596e <HAL_SPI_Transmit+0x182>
 8005968:	8afb      	ldrh	r3, [r7, #22]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d170      	bne.n	8005a50 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005972:	b29b      	uxth	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	d912      	bls.n	800599e <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597c:	881a      	ldrh	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005988:	1c9a      	adds	r2, r3, #2
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005992:	b29b      	uxth	r3, r3
 8005994:	3b02      	subs	r3, #2
 8005996:	b29a      	uxth	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800599c:	e058      	b.n	8005a50 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	330c      	adds	r3, #12
 80059a8:	7812      	ldrb	r2, [r2, #0]
 80059aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	3b01      	subs	r3, #1
 80059be:	b29a      	uxth	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80059c4:	e044      	b.n	8005a50 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d12b      	bne.n	8005a2c <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d912      	bls.n	8005a04 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e2:	881a      	ldrh	r2, [r3, #0]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ee:	1c9a      	adds	r2, r3, #2
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b02      	subs	r3, #2
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a02:	e025      	b.n	8005a50 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	7812      	ldrb	r2, [r2, #0]
 8005a10:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	3b01      	subs	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a2a:	e011      	b.n	8005a50 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a2c:	f7fc fd54 	bl	80024d8 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d803      	bhi.n	8005a44 <HAL_SPI_Transmit+0x258>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d102      	bne.n	8005a4a <HAL_SPI_Transmit+0x25e>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d102      	bne.n	8005a50 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a4e:	e026      	b.n	8005a9e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1b5      	bne.n	80059c6 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	6839      	ldr	r1, [r7, #0]
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 fdb4 	bl	80065cc <SPI_EndRxTxTransaction>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10a      	bne.n	8005a8e <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a78:	2300      	movs	r3, #0
 8005a7a:	613b      	str	r3, [r7, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	613b      	str	r3, [r7, #16]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	613b      	str	r3, [r7, #16]
 8005a8c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	77fb      	strb	r3, [r7, #31]
 8005a9a:	e000      	b.n	8005a9e <HAL_SPI_Transmit+0x2b2>
  }

error:
 8005a9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005aae:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3720      	adds	r7, #32
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af02      	add	r7, sp, #8
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	603b      	str	r3, [r7, #0]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ad4:	d112      	bne.n	8005afc <HAL_SPI_Receive+0x44>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10e      	bne.n	8005afc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2204      	movs	r2, #4
 8005ae2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ae6:	88fa      	ldrh	r2, [r7, #6]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	4613      	mov	r3, r2
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	68b9      	ldr	r1, [r7, #8]
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f000 f908 	bl	8005d08 <HAL_SPI_TransmitReceive>
 8005af8:	4603      	mov	r3, r0
 8005afa:	e101      	b.n	8005d00 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d101      	bne.n	8005b0a <HAL_SPI_Receive+0x52>
 8005b06:	2302      	movs	r3, #2
 8005b08:	e0fa      	b.n	8005d00 <HAL_SPI_Receive+0x248>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b12:	f7fc fce1 	bl	80024d8 <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d002      	beq.n	8005b2a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005b24:	2302      	movs	r3, #2
 8005b26:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b28:	e0e1      	b.n	8005cee <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_SPI_Receive+0x7e>
 8005b30:	88fb      	ldrh	r3, [r7, #6]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d102      	bne.n	8005b3c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b3a:	e0d8      	b.n	8005cee <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2204      	movs	r2, #4
 8005b40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	88fa      	ldrh	r2, [r7, #6]
 8005b54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	88fa      	ldrh	r2, [r7, #6]
 8005b5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b86:	d908      	bls.n	8005b9a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685a      	ldr	r2, [r3, #4]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b96:	605a      	str	r2, [r3, #4]
 8005b98:	e007      	b.n	8005baa <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ba8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bb2:	d107      	bne.n	8005bc4 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005bc2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bce:	2b40      	cmp	r3, #64	; 0x40
 8005bd0:	d007      	beq.n	8005be2 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005be0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005bea:	d867      	bhi.n	8005cbc <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005bec:	e030      	b.n	8005c50 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d117      	bne.n	8005c2c <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f103 020c 	add.w	r2, r3, #12
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	7812      	ldrb	r2, [r2, #0]
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	3b01      	subs	r3, #1
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005c2a:	e011      	b.n	8005c50 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c2c:	f7fc fc54 	bl	80024d8 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d803      	bhi.n	8005c44 <HAL_SPI_Receive+0x18c>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c42:	d102      	bne.n	8005c4a <HAL_SPI_Receive+0x192>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d102      	bne.n	8005c50 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005c4e:	e04e      	b.n	8005cee <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1c8      	bne.n	8005bee <HAL_SPI_Receive+0x136>
 8005c5c:	e034      	b.n	8005cc8 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d115      	bne.n	8005c98 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	b292      	uxth	r2, r2
 8005c78:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	1c9a      	adds	r2, r3, #2
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005c96:	e011      	b.n	8005cbc <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c98:	f7fc fc1e 	bl	80024d8 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	683a      	ldr	r2, [r7, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d803      	bhi.n	8005cb0 <HAL_SPI_Receive+0x1f8>
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cae:	d102      	bne.n	8005cb6 <HAL_SPI_Receive+0x1fe>
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d102      	bne.n	8005cbc <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cba:	e018      	b.n	8005cee <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1ca      	bne.n	8005c5e <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 fc25 	bl	800651c <SPI_EndRxTransaction>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d002      	beq.n	8005cde <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d002      	beq.n	8005cec <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	75fb      	strb	r3, [r7, #23]
 8005cea:	e000      	b.n	8005cee <HAL_SPI_Receive+0x236>
  }

error :
 8005cec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3718      	adds	r7, #24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b08a      	sub	sp, #40	; 0x28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
 8005d14:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d16:	2301      	movs	r3, #1
 8005d18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_SPI_TransmitReceive+0x26>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e1fb      	b.n	8006126 <HAL_SPI_TransmitReceive+0x41e>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d36:	f7fc fbcf 	bl	80024d8 <HAL_GetTick>
 8005d3a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d42:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005d4a:	887b      	ldrh	r3, [r7, #2]
 8005d4c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005d4e:	887b      	ldrh	r3, [r7, #2]
 8005d50:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d52:	7efb      	ldrb	r3, [r7, #27]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d00e      	beq.n	8005d76 <HAL_SPI_TransmitReceive+0x6e>
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d5e:	d106      	bne.n	8005d6e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <HAL_SPI_TransmitReceive+0x66>
 8005d68:	7efb      	ldrb	r3, [r7, #27]
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d003      	beq.n	8005d76 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005d6e:	2302      	movs	r3, #2
 8005d70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005d74:	e1cd      	b.n	8006112 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <HAL_SPI_TransmitReceive+0x80>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d002      	beq.n	8005d88 <HAL_SPI_TransmitReceive+0x80>
 8005d82:	887b      	ldrh	r3, [r7, #2]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d103      	bne.n	8005d90 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005d8e:	e1c0      	b.n	8006112 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b04      	cmp	r3, #4
 8005d9a:	d003      	beq.n	8005da4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2205      	movs	r2, #5
 8005da0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	887a      	ldrh	r2, [r7, #2]
 8005db4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	887a      	ldrh	r2, [r7, #2]
 8005dbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	887a      	ldrh	r2, [r7, #2]
 8005dca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	887a      	ldrh	r2, [r7, #2]
 8005dd0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005de6:	d802      	bhi.n	8005dee <HAL_SPI_TransmitReceive+0xe6>
 8005de8:	8a3b      	ldrh	r3, [r7, #16]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d908      	bls.n	8005e00 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005dfc:	605a      	str	r2, [r3, #4]
 8005dfe:	e007      	b.n	8005e10 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e0e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1a:	2b40      	cmp	r3, #64	; 0x40
 8005e1c:	d007      	beq.n	8005e2e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e36:	d97c      	bls.n	8005f32 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d002      	beq.n	8005e46 <HAL_SPI_TransmitReceive+0x13e>
 8005e40:	8a7b      	ldrh	r3, [r7, #18]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d169      	bne.n	8005f1a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4a:	881a      	ldrh	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e56:	1c9a      	adds	r2, r3, #2
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	3b01      	subs	r3, #1
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e6a:	e056      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d11b      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x1aa>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d016      	beq.n	8005eb2 <HAL_SPI_TransmitReceive+0x1aa>
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d113      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8e:	881a      	ldrh	r2, [r3, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9a:	1c9a      	adds	r2, r3, #2
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d11c      	bne.n	8005efa <HAL_SPI_TransmitReceive+0x1f2>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d016      	beq.n	8005efa <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	b292      	uxth	r2, r2
 8005ed8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ede:	1c9a      	adds	r2, r3, #2
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005efa:	f7fc faed 	bl	80024d8 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d807      	bhi.n	8005f1a <HAL_SPI_TransmitReceive+0x212>
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f10:	d003      	beq.n	8005f1a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f18:	e0fb      	b.n	8006112 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1a3      	bne.n	8005e6c <HAL_SPI_TransmitReceive+0x164>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d19d      	bne.n	8005e6c <HAL_SPI_TransmitReceive+0x164>
 8005f30:	e0df      	b.n	80060f2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_SPI_TransmitReceive+0x23a>
 8005f3a:	8a7b      	ldrh	r3, [r7, #18]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	f040 80cb 	bne.w	80060d8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d912      	bls.n	8005f72 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f50:	881a      	ldrh	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5c:	1c9a      	adds	r2, r3, #2
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b02      	subs	r3, #2
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f70:	e0b2      	b.n	80060d8 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	330c      	adds	r3, #12
 8005f7c:	7812      	ldrb	r2, [r2, #0]
 8005f7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f98:	e09e      	b.n	80060d8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d134      	bne.n	8006012 <HAL_SPI_TransmitReceive+0x30a>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d02f      	beq.n	8006012 <HAL_SPI_TransmitReceive+0x30a>
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d12c      	bne.n	8006012 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d912      	bls.n	8005fe8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc6:	881a      	ldrh	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd2:	1c9a      	adds	r2, r3, #2
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	3b02      	subs	r3, #2
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fe6:	e012      	b.n	800600e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	330c      	adds	r3, #12
 8005ff2:	7812      	ldrb	r2, [r2, #0]
 8005ff4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b01      	cmp	r3, #1
 800601e:	d148      	bne.n	80060b2 <HAL_SPI_TransmitReceive+0x3aa>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006026:	b29b      	uxth	r3, r3
 8006028:	2b00      	cmp	r3, #0
 800602a:	d042      	beq.n	80060b2 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b01      	cmp	r3, #1
 8006036:	d923      	bls.n	8006080 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	b292      	uxth	r2, r2
 8006044:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604a:	1c9a      	adds	r2, r3, #2
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b02      	subs	r3, #2
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006068:	b29b      	uxth	r3, r3
 800606a:	2b01      	cmp	r3, #1
 800606c:	d81f      	bhi.n	80060ae <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800607c:	605a      	str	r2, [r3, #4]
 800607e:	e016      	b.n	80060ae <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f103 020c 	add.w	r2, r3, #12
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608c:	7812      	ldrb	r2, [r2, #0]
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006096:	1c5a      	adds	r2, r3, #1
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060ae:	2301      	movs	r3, #1
 80060b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060b2:	f7fc fa11 	bl	80024d8 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060be:	429a      	cmp	r2, r3
 80060c0:	d803      	bhi.n	80060ca <HAL_SPI_TransmitReceive+0x3c2>
 80060c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c8:	d102      	bne.n	80060d0 <HAL_SPI_TransmitReceive+0x3c8>
 80060ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d103      	bne.n	80060d8 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80060d6:	e01c      	b.n	8006112 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f47f af5b 	bne.w	8005f9a <HAL_SPI_TransmitReceive+0x292>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f47f af54 	bne.w	8005f9a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 fa68 	bl	80065cc <SPI_EndRxTxTransaction>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d006      	beq.n	8006110 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	661a      	str	r2, [r3, #96]	; 0x60
 800610e:	e000      	b.n	8006112 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006110:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006122:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006126:	4618      	mov	r0, r3
 8006128:	3728      	adds	r7, #40	; 0x28
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
	...

08006130 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b088      	sub	sp, #32
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	099b      	lsrs	r3, r3, #6
 800614c:	f003 0301 	and.w	r3, r3, #1
 8006150:	2b00      	cmp	r3, #0
 8006152:	d10f      	bne.n	8006174 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	099b      	lsrs	r3, r3, #6
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d004      	beq.n	8006174 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	4798      	blx	r3
    return;
 8006172:	e0d8      	b.n	8006326 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	085b      	lsrs	r3, r3, #1
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00a      	beq.n	8006196 <HAL_SPI_IRQHandler+0x66>
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	09db      	lsrs	r3, r3, #7
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d004      	beq.n	8006196 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	4798      	blx	r3
    return;
 8006194:	e0c7      	b.n	8006326 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	095b      	lsrs	r3, r3, #5
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10c      	bne.n	80061bc <HAL_SPI_IRQHandler+0x8c>
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	099b      	lsrs	r3, r3, #6
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d106      	bne.n	80061bc <HAL_SPI_IRQHandler+0x8c>
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	0a1b      	lsrs	r3, r3, #8
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 80b5 	beq.w	8006326 <HAL_SPI_IRQHandler+0x1f6>
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	095b      	lsrs	r3, r3, #5
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 80ae 	beq.w	8006326 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	099b      	lsrs	r3, r3, #6
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d023      	beq.n	800621e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b03      	cmp	r3, #3
 80061e0:	d011      	beq.n	8006206 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061e6:	f043 0204 	orr.w	r2, r3, #4
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061ee:	2300      	movs	r3, #0
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	e00b      	b.n	800621e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006206:	2300      	movs	r3, #0
 8006208:	613b      	str	r3, [r7, #16]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	613b      	str	r3, [r7, #16]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	613b      	str	r3, [r7, #16]
 800621a:	693b      	ldr	r3, [r7, #16]
        return;
 800621c:	e083      	b.n	8006326 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	095b      	lsrs	r3, r3, #5
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d014      	beq.n	8006254 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800622e:	f043 0201 	orr.w	r2, r3, #1
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	60fb      	str	r3, [r7, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006250:	601a      	str	r2, [r3, #0]
 8006252:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	0a1b      	lsrs	r3, r3, #8
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00c      	beq.n	800627a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006264:	f043 0208 	orr.w	r2, r3, #8
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800626c:	2300      	movs	r3, #0
 800626e:	60bb      	str	r3, [r7, #8]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	60bb      	str	r3, [r7, #8]
 8006278:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800627e:	2b00      	cmp	r3, #0
 8006280:	d050      	beq.n	8006324 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006290:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d104      	bne.n	80062ae <HAL_SPI_IRQHandler+0x17e>
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d034      	beq.n	8006318 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0203 	bic.w	r2, r2, #3
 80062bc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d011      	beq.n	80062ea <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ca:	4a18      	ldr	r2, [pc, #96]	; (800632c <HAL_SPI_IRQHandler+0x1fc>)
 80062cc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fc fa10 	bl	80026f8 <HAL_DMA_Abort_IT>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d005      	beq.n	80062ea <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f6:	4a0d      	ldr	r2, [pc, #52]	; (800632c <HAL_SPI_IRQHandler+0x1fc>)
 80062f8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fc f9fa 	bl	80026f8 <HAL_DMA_Abort_IT>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800630e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006316:	e003      	b.n	8006320 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f809 	bl	8006330 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800631e:	e000      	b.n	8006322 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006320:	bf00      	nop
    return;
 8006322:	bf00      	nop
 8006324:	bf00      	nop
  }
}
 8006326:	3720      	adds	r7, #32
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	08006345 	.word	0x08006345

08006330 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006350:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f7ff ffe5 	bl	8006330 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006366:	bf00      	nop
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	603b      	str	r3, [r7, #0]
 800637a:	4613      	mov	r3, r2
 800637c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800637e:	e04c      	b.n	800641a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006386:	d048      	beq.n	800641a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006388:	f7fc f8a6 	bl	80024d8 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	429a      	cmp	r2, r3
 8006396:	d902      	bls.n	800639e <SPI_WaitFlagStateUntilTimeout+0x30>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d13d      	bne.n	800641a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	685a      	ldr	r2, [r3, #4]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063b6:	d111      	bne.n	80063dc <SPI_WaitFlagStateUntilTimeout+0x6e>
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063c0:	d004      	beq.n	80063cc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ca:	d107      	bne.n	80063dc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e4:	d10f      	bne.n	8006406 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006404:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e00f      	b.n	800643a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4013      	ands	r3, r2
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	429a      	cmp	r2, r3
 8006428:	bf0c      	ite	eq
 800642a:	2301      	moveq	r3, #1
 800642c:	2300      	movne	r3, #0
 800642e:	b2db      	uxtb	r3, r3
 8006430:	461a      	mov	r2, r3
 8006432:	79fb      	ldrb	r3, [r7, #7]
 8006434:	429a      	cmp	r2, r3
 8006436:	d1a3      	bne.n	8006380 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	60f8      	str	r0, [r7, #12]
 800644a:	60b9      	str	r1, [r7, #8]
 800644c:	607a      	str	r2, [r7, #4]
 800644e:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006450:	e057      	b.n	8006502 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006458:	d106      	bne.n	8006468 <SPI_WaitFifoStateUntilTimeout+0x26>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d103      	bne.n	8006468 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	330c      	adds	r3, #12
 8006466:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646e:	d048      	beq.n	8006502 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006470:	f7fc f832 	bl	80024d8 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	429a      	cmp	r2, r3
 800647e:	d902      	bls.n	8006486 <SPI_WaitFifoStateUntilTimeout+0x44>
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d13d      	bne.n	8006502 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800649e:	d111      	bne.n	80064c4 <SPI_WaitFifoStateUntilTimeout+0x82>
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064a8:	d004      	beq.n	80064b4 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b2:	d107      	bne.n	80064c4 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064cc:	d10f      	bne.n	80064ee <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064dc:	601a      	str	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e008      	b.n	8006514 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689a      	ldr	r2, [r3, #8]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	4013      	ands	r3, r2
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	429a      	cmp	r2, r3
 8006510:	d19f      	bne.n	8006452 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af02      	add	r7, sp, #8
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006530:	d111      	bne.n	8006556 <SPI_EndRxTransaction+0x3a>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800653a:	d004      	beq.n	8006546 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006544:	d107      	bne.n	8006556 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006554:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2200      	movs	r2, #0
 800655e:	2180      	movs	r1, #128	; 0x80
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f7ff ff04 	bl	800636e <SPI_WaitFlagStateUntilTimeout>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006570:	f043 0220 	orr.w	r2, r3, #32
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e023      	b.n	80065c4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006584:	d11d      	bne.n	80065c2 <SPI_EndRxTransaction+0xa6>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800658e:	d004      	beq.n	800659a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006598:	d113      	bne.n	80065c2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f7ff ff4b 	bl	8006442 <SPI_WaitFifoStateUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d007      	beq.n	80065c2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065b6:	f043 0220 	orr.w	r2, r3, #32
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e000      	b.n	80065c4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3710      	adds	r7, #16
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af02      	add	r7, sp, #8
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	2200      	movs	r2, #0
 80065e0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80065e4:	68f8      	ldr	r0, [r7, #12]
 80065e6:	f7ff ff2c 	bl	8006442 <SPI_WaitFifoStateUntilTimeout>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d007      	beq.n	8006600 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065f4:	f043 0220 	orr.w	r2, r3, #32
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e027      	b.n	8006650 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2200      	movs	r2, #0
 8006608:	2180      	movs	r1, #128	; 0x80
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff feaf 	bl	800636e <SPI_WaitFlagStateUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d007      	beq.n	8006626 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800661a:	f043 0220 	orr.w	r2, r3, #32
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e014      	b.n	8006650 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2200      	movs	r2, #0
 800662e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f7ff ff05 	bl	8006442 <SPI_WaitFifoStateUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e000      	b.n	8006650 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e01d      	b.n	80066a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d106      	bne.n	8006684 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f815 	bl	80066ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2202      	movs	r2, #2
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	3304      	adds	r3, #4
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f000 f986 	bl	80069a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}

080066ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b083      	sub	sp, #12
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
	...

080066c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68da      	ldr	r2, [r3, #12]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f042 0201 	orr.w	r2, r2, #1
 80066da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	689a      	ldr	r2, [r3, #8]
 80066e2:	4b0c      	ldr	r3, [pc, #48]	; (8006714 <HAL_TIM_Base_Start_IT+0x50>)
 80066e4:	4013      	ands	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2b06      	cmp	r3, #6
 80066ec:	d00b      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x42>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066f4:	d007      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f042 0201 	orr.w	r2, r2, #1
 8006704:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	00010007 	.word	0x00010007

08006718 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b02      	cmp	r3, #2
 800672c:	d122      	bne.n	8006774 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b02      	cmp	r3, #2
 800673a:	d11b      	bne.n	8006774 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0202 	mvn.w	r2, #2
 8006744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f003 0303 	and.w	r3, r3, #3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f905 	bl	800696a <HAL_TIM_IC_CaptureCallback>
 8006760:	e005      	b.n	800676e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f8f7 	bl	8006956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f908 	bl	800697e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	f003 0304 	and.w	r3, r3, #4
 800677e:	2b04      	cmp	r3, #4
 8006780:	d122      	bne.n	80067c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f003 0304 	and.w	r3, r3, #4
 800678c:	2b04      	cmp	r3, #4
 800678e:	d11b      	bne.n	80067c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f06f 0204 	mvn.w	r2, #4
 8006798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2202      	movs	r2, #2
 800679e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f8db 	bl	800696a <HAL_TIM_IC_CaptureCallback>
 80067b4:	e005      	b.n	80067c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 f8cd 	bl	8006956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f8de 	bl	800697e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d122      	bne.n	800681c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d11b      	bne.n	800681c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0208 	mvn.w	r2, #8
 80067ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2204      	movs	r2, #4
 80067f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	f003 0303 	and.w	r3, r3, #3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f8b1 	bl	800696a <HAL_TIM_IC_CaptureCallback>
 8006808:	e005      	b.n	8006816 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f8a3 	bl	8006956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f8b4 	bl	800697e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0310 	and.w	r3, r3, #16
 8006826:	2b10      	cmp	r3, #16
 8006828:	d122      	bne.n	8006870 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f003 0310 	and.w	r3, r3, #16
 8006834:	2b10      	cmp	r3, #16
 8006836:	d11b      	bne.n	8006870 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f06f 0210 	mvn.w	r2, #16
 8006840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2208      	movs	r2, #8
 8006846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006852:	2b00      	cmp	r3, #0
 8006854:	d003      	beq.n	800685e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 f887 	bl	800696a <HAL_TIM_IC_CaptureCallback>
 800685c:	e005      	b.n	800686a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f879 	bl	8006956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f88a 	bl	800697e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b01      	cmp	r3, #1
 800687c:	d10e      	bne.n	800689c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b01      	cmp	r3, #1
 800688a:	d107      	bne.n	800689c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f06f 0201 	mvn.w	r2, #1
 8006894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7fa fb2e 	bl	8000ef8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068a6:	2b80      	cmp	r3, #128	; 0x80
 80068a8:	d10e      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b4:	2b80      	cmp	r3, #128	; 0x80
 80068b6:	d107      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80068c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f8de 	bl	8006a84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068d6:	d10e      	bne.n	80068f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068e2:	2b80      	cmp	r3, #128	; 0x80
 80068e4:	d107      	bne.n	80068f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80068ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f8d1 	bl	8006a98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006900:	2b40      	cmp	r3, #64	; 0x40
 8006902:	d10e      	bne.n	8006922 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690e:	2b40      	cmp	r3, #64	; 0x40
 8006910:	d107      	bne.n	8006922 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800691a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f838 	bl	8006992 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	f003 0320 	and.w	r3, r3, #32
 800692c:	2b20      	cmp	r3, #32
 800692e:	d10e      	bne.n	800694e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	f003 0320 	and.w	r3, r3, #32
 800693a:	2b20      	cmp	r3, #32
 800693c:	d107      	bne.n	800694e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f06f 0220 	mvn.w	r2, #32
 8006946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 f891 	bl	8006a70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800694e:	bf00      	nop
 8006950:	3708      	adds	r7, #8
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006956:	b480      	push	{r7}
 8006958:	b083      	sub	sp, #12
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800695e:	bf00      	nop
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr

0800696a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800696a:	b480      	push	{r7}
 800696c:	b083      	sub	sp, #12
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006972:	bf00      	nop
 8006974:	370c      	adds	r7, #12
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr

0800697e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800697e:	b480      	push	{r7}
 8006980:	b083      	sub	sp, #12
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006986:	bf00      	nop
 8006988:	370c      	adds	r7, #12
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006992:	b480      	push	{r7}
 8006994:	b083      	sub	sp, #12
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800699a:	bf00      	nop
 800699c:	370c      	adds	r7, #12
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
	...

080069a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a2a      	ldr	r2, [pc, #168]	; (8006a64 <TIM_Base_SetConfig+0xbc>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d003      	beq.n	80069c8 <TIM_Base_SetConfig+0x20>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c6:	d108      	bne.n	80069da <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a21      	ldr	r2, [pc, #132]	; (8006a64 <TIM_Base_SetConfig+0xbc>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d00b      	beq.n	80069fa <TIM_Base_SetConfig+0x52>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069e8:	d007      	beq.n	80069fa <TIM_Base_SetConfig+0x52>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a1e      	ldr	r2, [pc, #120]	; (8006a68 <TIM_Base_SetConfig+0xc0>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d003      	beq.n	80069fa <TIM_Base_SetConfig+0x52>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a1d      	ldr	r2, [pc, #116]	; (8006a6c <TIM_Base_SetConfig+0xc4>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d108      	bne.n	8006a0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a0c      	ldr	r2, [pc, #48]	; (8006a64 <TIM_Base_SetConfig+0xbc>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d007      	beq.n	8006a48 <TIM_Base_SetConfig+0xa0>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a0b      	ldr	r2, [pc, #44]	; (8006a68 <TIM_Base_SetConfig+0xc0>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d003      	beq.n	8006a48 <TIM_Base_SetConfig+0xa0>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a0a      	ldr	r2, [pc, #40]	; (8006a6c <TIM_Base_SetConfig+0xc4>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d103      	bne.n	8006a50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	691a      	ldr	r2, [r3, #16]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	615a      	str	r2, [r3, #20]
}
 8006a56:	bf00      	nop
 8006a58:	3714      	adds	r7, #20
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	40012c00 	.word	0x40012c00
 8006a68:	40014000 	.word	0x40014000
 8006a6c:	40014400 	.word	0x40014400

08006a70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006aac:	b084      	sub	sp, #16
 8006aae:	b480      	push	{r7}
 8006ab0:	b083      	sub	sp, #12
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
 8006ab6:	f107 0014 	add.w	r0, r7, #20
 8006aba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	b004      	add	sp, #16
 8006acc:	4770      	bx	lr

08006ace <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b085      	sub	sp, #20
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006ad6:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8006ada:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= (uint16_t)winterruptmask;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3714      	adds	r7, #20
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006b08:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8006b0c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	43db      	mvns	r3, r3
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	4013      	ands	r3, r2
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
 8006b3e:	460b      	mov	r3, r1
 8006b40:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006b50:	b084      	sub	sp, #16
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b082      	sub	sp, #8
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	f107 0014 	add.w	r0, r7, #20
 8006b5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7ff ffa3 	bl	8006ace <USB_EnableGlobalInt>

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b94:	b004      	add	sp, #16
 8006b96:	4770      	bx	lr

08006b98 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b98:	b490      	push	{r4, r7}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	881b      	ldrh	r3, [r3, #0]
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbc:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	78db      	ldrb	r3, [r3, #3]
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d819      	bhi.n	8006bfa <USB_ActivateEndpoint+0x62>
 8006bc6:	a201      	add	r2, pc, #4	; (adr r2, 8006bcc <USB_ActivateEndpoint+0x34>)
 8006bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bcc:	08006bdd 	.word	0x08006bdd
 8006bd0:	08006bf1 	.word	0x08006bf1
 8006bd4:	08006c01 	.word	0x08006c01
 8006bd8:	08006be7 	.word	0x08006be7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006bdc:	89bb      	ldrh	r3, [r7, #12]
 8006bde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006be2:	81bb      	strh	r3, [r7, #12]
      break;
 8006be4:	e00d      	b.n	8006c02 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006be6:	89bb      	ldrh	r3, [r7, #12]
 8006be8:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006bec:	81bb      	strh	r3, [r7, #12]
      break;
 8006bee:	e008      	b.n	8006c02 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006bf0:	89bb      	ldrh	r3, [r7, #12]
 8006bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006bf6:	81bb      	strh	r3, [r7, #12]
      break;
 8006bf8:	e003      	b.n	8006c02 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	73fb      	strb	r3, [r7, #15]
      break;
 8006bfe:	e000      	b.n	8006c02 <USB_ActivateEndpoint+0x6a>
      break;
 8006c00:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	441a      	add	r2, r3
 8006c0c:	89bb      	ldrh	r3, [r7, #12]
 8006c0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4413      	add	r3, r2
 8006c2c:	881b      	ldrh	r3, [r3, #0]
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	b21b      	sxth	r3, r3
 8006c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3a:	b21a      	sxth	r2, r3
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	b21b      	sxth	r3, r3
 8006c42:	4313      	orrs	r3, r2
 8006c44:	b21b      	sxth	r3, r3
 8006c46:	b29c      	uxth	r4, r3
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	441a      	add	r2, r3
 8006c52:	4b8a      	ldr	r3, [pc, #552]	; (8006e7c <USB_ActivateEndpoint+0x2e4>)
 8006c54:	4323      	orrs	r3, r4
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	7b1b      	ldrb	r3, [r3, #12]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f040 8112 	bne.w	8006e88 <USB_ActivateEndpoint+0x2f0>
  {
    if (ep->is_in != 0U)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d067      	beq.n	8006d3c <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006c6c:	687c      	ldr	r4, [r7, #4]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	441c      	add	r4, r3
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	4423      	add	r3, r4
 8006c80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c84:	461c      	mov	r4, r3
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	88db      	ldrh	r3, [r3, #6]
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	005b      	lsls	r3, r3, #1
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4413      	add	r3, r2
 8006c9e:	881b      	ldrh	r3, [r3, #0]
 8006ca0:	b29c      	uxth	r4, r3
 8006ca2:	4623      	mov	r3, r4
 8006ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d014      	beq.n	8006cd6 <USB_ActivateEndpoint+0x13e>
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4413      	add	r3, r2
 8006cb6:	881b      	ldrh	r3, [r3, #0]
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc2:	b29c      	uxth	r4, r3
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	441a      	add	r2, r3
 8006cce:	4b6c      	ldr	r3, [pc, #432]	; (8006e80 <USB_ActivateEndpoint+0x2e8>)
 8006cd0:	4323      	orrs	r3, r4
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	78db      	ldrb	r3, [r3, #3]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d018      	beq.n	8006d10 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4413      	add	r3, r2
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cf4:	b29c      	uxth	r4, r3
 8006cf6:	f084 0320 	eor.w	r3, r4, #32
 8006cfa:	b29c      	uxth	r4, r3
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	441a      	add	r2, r3
 8006d06:	4b5d      	ldr	r3, [pc, #372]	; (8006e7c <USB_ActivateEndpoint+0x2e4>)
 8006d08:	4323      	orrs	r3, r4
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	8013      	strh	r3, [r2, #0]
 8006d0e:	e22b      	b.n	8007168 <USB_ActivateEndpoint+0x5d0>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	881b      	ldrh	r3, [r3, #0]
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d26:	b29c      	uxth	r4, r3
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	441a      	add	r2, r3
 8006d32:	4b52      	ldr	r3, [pc, #328]	; (8006e7c <USB_ActivateEndpoint+0x2e4>)
 8006d34:	4323      	orrs	r3, r4
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	8013      	strh	r3, [r2, #0]
 8006d3a:	e215      	b.n	8007168 <USB_ActivateEndpoint+0x5d0>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006d3c:	687c      	ldr	r4, [r7, #4]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	441c      	add	r4, r3
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	00db      	lsls	r3, r3, #3
 8006d4e:	4423      	add	r3, r4
 8006d50:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d54:	461c      	mov	r4, r3
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	88db      	ldrh	r3, [r3, #6]
 8006d5a:	085b      	lsrs	r3, r3, #1
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	005b      	lsls	r3, r3, #1
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006d64:	687c      	ldr	r4, [r7, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	441c      	add	r4, r3
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	4423      	add	r3, r4
 8006d78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006d7c:	461c      	mov	r4, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10e      	bne.n	8006da4 <USB_ActivateEndpoint+0x20c>
 8006d86:	8823      	ldrh	r3, [r4, #0]
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	8023      	strh	r3, [r4, #0]
 8006d92:	8823      	ldrh	r3, [r4, #0]
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	8023      	strh	r3, [r4, #0]
 8006da2:	e02d      	b.n	8006e00 <USB_ActivateEndpoint+0x268>
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b3e      	cmp	r3, #62	; 0x3e
 8006daa:	d812      	bhi.n	8006dd2 <USB_ActivateEndpoint+0x23a>
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	085b      	lsrs	r3, r3, #1
 8006db2:	60bb      	str	r3, [r7, #8]
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	f003 0301 	and.w	r3, r3, #1
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d002      	beq.n	8006dc6 <USB_ActivateEndpoint+0x22e>
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	60bb      	str	r3, [r7, #8]
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	029b      	lsls	r3, r3, #10
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	8023      	strh	r3, [r4, #0]
 8006dd0:	e016      	b.n	8006e00 <USB_ActivateEndpoint+0x268>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	095b      	lsrs	r3, r3, #5
 8006dd8:	60bb      	str	r3, [r7, #8]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	f003 031f 	and.w	r3, r3, #31
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d102      	bne.n	8006dec <USB_ActivateEndpoint+0x254>
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	3b01      	subs	r3, #1
 8006dea:	60bb      	str	r3, [r7, #8]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	029b      	lsls	r3, r3, #10
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006df8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	881b      	ldrh	r3, [r3, #0]
 8006e0c:	b29c      	uxth	r4, r3
 8006e0e:	4623      	mov	r3, r4
 8006e10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d014      	beq.n	8006e42 <USB_ActivateEndpoint+0x2aa>
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	881b      	ldrh	r3, [r3, #0]
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e2e:	b29c      	uxth	r4, r3
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	441a      	add	r2, r3
 8006e3a:	4b12      	ldr	r3, [pc, #72]	; (8006e84 <USB_ActivateEndpoint+0x2ec>)
 8006e3c:	4323      	orrs	r3, r4
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	881b      	ldrh	r3, [r3, #0]
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e58:	b29c      	uxth	r4, r3
 8006e5a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006e5e:	b29c      	uxth	r4, r3
 8006e60:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006e64:	b29c      	uxth	r4, r3
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	441a      	add	r2, r3
 8006e70:	4b02      	ldr	r3, [pc, #8]	; (8006e7c <USB_ActivateEndpoint+0x2e4>)
 8006e72:	4323      	orrs	r3, r4
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	8013      	strh	r3, [r2, #0]
 8006e78:	e176      	b.n	8007168 <USB_ActivateEndpoint+0x5d0>
 8006e7a:	bf00      	nop
 8006e7c:	ffff8080 	.word	0xffff8080
 8006e80:	ffff80c0 	.word	0xffff80c0
 8006e84:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	4413      	add	r3, r2
 8006e92:	881b      	ldrh	r3, [r3, #0]
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e9e:	b29c      	uxth	r4, r3
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	781b      	ldrb	r3, [r3, #0]
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	441a      	add	r2, r3
 8006eaa:	4b96      	ldr	r3, [pc, #600]	; (8007104 <USB_ActivateEndpoint+0x56c>)
 8006eac:	4323      	orrs	r3, r4
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006eb2:	687c      	ldr	r4, [r7, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	441c      	add	r4, r3
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	4423      	add	r3, r4
 8006ec6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006eca:	461c      	mov	r4, r3
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	891b      	ldrh	r3, [r3, #8]
 8006ed0:	085b      	lsrs	r3, r3, #1
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	005b      	lsls	r3, r3, #1
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	8023      	strh	r3, [r4, #0]
 8006eda:	687c      	ldr	r4, [r7, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	441c      	add	r4, r3
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	00db      	lsls	r3, r3, #3
 8006eec:	4423      	add	r3, r4
 8006eee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ef2:	461c      	mov	r4, r3
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	895b      	ldrh	r3, [r3, #10]
 8006ef8:	085b      	lsrs	r3, r3, #1
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	005b      	lsls	r3, r3, #1
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	785b      	ldrb	r3, [r3, #1]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f040 8088 	bne.w	800701c <USB_ActivateEndpoint+0x484>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	b29c      	uxth	r4, r3
 8006f1a:	4623      	mov	r3, r4
 8006f1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d014      	beq.n	8006f4e <USB_ActivateEndpoint+0x3b6>
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f3a:	b29c      	uxth	r4, r3
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	441a      	add	r2, r3
 8006f46:	4b70      	ldr	r3, [pc, #448]	; (8007108 <USB_ActivateEndpoint+0x570>)
 8006f48:	4323      	orrs	r3, r4
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	b29c      	uxth	r4, r3
 8006f5c:	4623      	mov	r3, r4
 8006f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d014      	beq.n	8006f90 <USB_ActivateEndpoint+0x3f8>
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7c:	b29c      	uxth	r4, r3
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	441a      	add	r2, r3
 8006f88:	4b60      	ldr	r3, [pc, #384]	; (800710c <USB_ActivateEndpoint+0x574>)
 8006f8a:	4323      	orrs	r3, r4
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	881b      	ldrh	r3, [r3, #0]
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa6:	b29c      	uxth	r4, r3
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	441a      	add	r2, r3
 8006fb2:	4b56      	ldr	r3, [pc, #344]	; (800710c <USB_ActivateEndpoint+0x574>)
 8006fb4:	4323      	orrs	r3, r4
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	4413      	add	r3, r2
 8006fc4:	881b      	ldrh	r3, [r3, #0]
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fd0:	b29c      	uxth	r4, r3
 8006fd2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006fd6:	b29c      	uxth	r4, r3
 8006fd8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006fdc:	b29c      	uxth	r4, r3
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	441a      	add	r2, r3
 8006fe8:	4b49      	ldr	r3, [pc, #292]	; (8007110 <USB_ActivateEndpoint+0x578>)
 8006fea:	4323      	orrs	r3, r4
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	4413      	add	r3, r2
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007006:	b29c      	uxth	r4, r3
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	441a      	add	r2, r3
 8007012:	4b3f      	ldr	r3, [pc, #252]	; (8007110 <USB_ActivateEndpoint+0x578>)
 8007014:	4323      	orrs	r3, r4
 8007016:	b29b      	uxth	r3, r3
 8007018:	8013      	strh	r3, [r2, #0]
 800701a:	e0a5      	b.n	8007168 <USB_ActivateEndpoint+0x5d0>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	881b      	ldrh	r3, [r3, #0]
 8007028:	b29c      	uxth	r4, r3
 800702a:	4623      	mov	r3, r4
 800702c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d014      	beq.n	800705e <USB_ActivateEndpoint+0x4c6>
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4413      	add	r3, r2
 800703e:	881b      	ldrh	r3, [r3, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704a:	b29c      	uxth	r4, r3
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	441a      	add	r2, r3
 8007056:	4b2c      	ldr	r3, [pc, #176]	; (8007108 <USB_ActivateEndpoint+0x570>)
 8007058:	4323      	orrs	r3, r4
 800705a:	b29b      	uxth	r3, r3
 800705c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	b29c      	uxth	r4, r3
 800706c:	4623      	mov	r3, r4
 800706e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007072:	2b00      	cmp	r3, #0
 8007074:	d014      	beq.n	80070a0 <USB_ActivateEndpoint+0x508>
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	4413      	add	r3, r2
 8007080:	881b      	ldrh	r3, [r3, #0]
 8007082:	b29b      	uxth	r3, r3
 8007084:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800708c:	b29c      	uxth	r4, r3
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	441a      	add	r2, r3
 8007098:	4b1c      	ldr	r3, [pc, #112]	; (800710c <USB_ActivateEndpoint+0x574>)
 800709a:	4323      	orrs	r3, r4
 800709c:	b29b      	uxth	r3, r3
 800709e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	881b      	ldrh	r3, [r3, #0]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070b6:	b29c      	uxth	r4, r3
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	441a      	add	r2, r3
 80070c2:	4b11      	ldr	r3, [pc, #68]	; (8007108 <USB_ActivateEndpoint+0x570>)
 80070c4:	4323      	orrs	r3, r4
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	78db      	ldrb	r3, [r3, #3]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d020      	beq.n	8007114 <USB_ActivateEndpoint+0x57c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4413      	add	r3, r2
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	b29b      	uxth	r3, r3
 80070e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070e8:	b29c      	uxth	r4, r3
 80070ea:	f084 0320 	eor.w	r3, r4, #32
 80070ee:	b29c      	uxth	r4, r3
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	441a      	add	r2, r3
 80070fa:	4b05      	ldr	r3, [pc, #20]	; (8007110 <USB_ActivateEndpoint+0x578>)
 80070fc:	4323      	orrs	r3, r4
 80070fe:	b29b      	uxth	r3, r3
 8007100:	8013      	strh	r3, [r2, #0]
 8007102:	e01c      	b.n	800713e <USB_ActivateEndpoint+0x5a6>
 8007104:	ffff8180 	.word	0xffff8180
 8007108:	ffffc080 	.word	0xffffc080
 800710c:	ffff80c0 	.word	0xffff80c0
 8007110:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	881b      	ldrh	r3, [r3, #0]
 8007120:	b29b      	uxth	r3, r3
 8007122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800712a:	b29c      	uxth	r4, r3
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	441a      	add	r2, r3
 8007136:	4b0f      	ldr	r3, [pc, #60]	; (8007174 <USB_ActivateEndpoint+0x5dc>)
 8007138:	4323      	orrs	r3, r4
 800713a:	b29b      	uxth	r3, r3
 800713c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	b29b      	uxth	r3, r3
 800714c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007154:	b29c      	uxth	r4, r3
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	441a      	add	r2, r3
 8007160:	4b04      	ldr	r3, [pc, #16]	; (8007174 <USB_ActivateEndpoint+0x5dc>)
 8007162:	4323      	orrs	r3, r4
 8007164:	b29b      	uxth	r3, r3
 8007166:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007168:	7bfb      	ldrb	r3, [r7, #15]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bc90      	pop	{r4, r7}
 8007172:	4770      	bx	lr
 8007174:	ffff8080 	.word	0xffff8080

08007178 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007178:	b490      	push	{r4, r7}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	7b1b      	ldrb	r3, [r3, #12]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d171      	bne.n	800726e <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	785b      	ldrb	r3, [r3, #1]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d036      	beq.n	8007200 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4413      	add	r3, r2
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	b29c      	uxth	r4, r3
 80071a0:	4623      	mov	r3, r4
 80071a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d014      	beq.n	80071d4 <USB_DeactivateEndpoint+0x5c>
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	881b      	ldrh	r3, [r3, #0]
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c0:	b29c      	uxth	r4, r3
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	441a      	add	r2, r3
 80071cc:	4b6b      	ldr	r3, [pc, #428]	; (800737c <USB_DeactivateEndpoint+0x204>)
 80071ce:	4323      	orrs	r3, r4
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	881b      	ldrh	r3, [r3, #0]
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071ea:	b29c      	uxth	r4, r3
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	441a      	add	r2, r3
 80071f6:	4b62      	ldr	r3, [pc, #392]	; (8007380 <USB_DeactivateEndpoint+0x208>)
 80071f8:	4323      	orrs	r3, r4
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	8013      	strh	r3, [r2, #0]
 80071fe:	e144      	b.n	800748a <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	b29c      	uxth	r4, r3
 800720e:	4623      	mov	r3, r4
 8007210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d014      	beq.n	8007242 <USB_DeactivateEndpoint+0xca>
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	881b      	ldrh	r3, [r3, #0]
 8007224:	b29b      	uxth	r3, r3
 8007226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800722a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800722e:	b29c      	uxth	r4, r3
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	441a      	add	r2, r3
 800723a:	4b52      	ldr	r3, [pc, #328]	; (8007384 <USB_DeactivateEndpoint+0x20c>)
 800723c:	4323      	orrs	r3, r4
 800723e:	b29b      	uxth	r3, r3
 8007240:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4413      	add	r3, r2
 800724c:	881b      	ldrh	r3, [r3, #0]
 800724e:	b29b      	uxth	r3, r3
 8007250:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007258:	b29c      	uxth	r4, r3
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	441a      	add	r2, r3
 8007264:	4b46      	ldr	r3, [pc, #280]	; (8007380 <USB_DeactivateEndpoint+0x208>)
 8007266:	4323      	orrs	r3, r4
 8007268:	b29b      	uxth	r3, r3
 800726a:	8013      	strh	r3, [r2, #0]
 800726c:	e10d      	b.n	800748a <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	785b      	ldrb	r3, [r3, #1]
 8007272:	2b00      	cmp	r3, #0
 8007274:	f040 8088 	bne.w	8007388 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	b29c      	uxth	r4, r3
 8007286:	4623      	mov	r3, r4
 8007288:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d014      	beq.n	80072ba <USB_DeactivateEndpoint+0x142>
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	4413      	add	r3, r2
 800729a:	881b      	ldrh	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072a6:	b29c      	uxth	r4, r3
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	441a      	add	r2, r3
 80072b2:	4b34      	ldr	r3, [pc, #208]	; (8007384 <USB_DeactivateEndpoint+0x20c>)
 80072b4:	4323      	orrs	r3, r4
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	881b      	ldrh	r3, [r3, #0]
 80072c6:	b29c      	uxth	r4, r3
 80072c8:	4623      	mov	r3, r4
 80072ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d014      	beq.n	80072fc <USB_DeactivateEndpoint+0x184>
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4413      	add	r3, r2
 80072dc:	881b      	ldrh	r3, [r3, #0]
 80072de:	b29b      	uxth	r3, r3
 80072e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e8:	b29c      	uxth	r4, r3
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	441a      	add	r2, r3
 80072f4:	4b21      	ldr	r3, [pc, #132]	; (800737c <USB_DeactivateEndpoint+0x204>)
 80072f6:	4323      	orrs	r3, r4
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	881b      	ldrh	r3, [r3, #0]
 8007308:	b29b      	uxth	r3, r3
 800730a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800730e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007312:	b29c      	uxth	r4, r3
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	441a      	add	r2, r3
 800731e:	4b17      	ldr	r3, [pc, #92]	; (800737c <USB_DeactivateEndpoint+0x204>)
 8007320:	4323      	orrs	r3, r4
 8007322:	b29b      	uxth	r3, r3
 8007324:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4413      	add	r3, r2
 8007330:	881b      	ldrh	r3, [r3, #0]
 8007332:	b29b      	uxth	r3, r3
 8007334:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800733c:	b29c      	uxth	r4, r3
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	441a      	add	r2, r3
 8007348:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <USB_DeactivateEndpoint+0x208>)
 800734a:	4323      	orrs	r3, r4
 800734c:	b29b      	uxth	r3, r3
 800734e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4413      	add	r3, r2
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	b29b      	uxth	r3, r3
 800735e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007366:	b29c      	uxth	r4, r3
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	441a      	add	r2, r3
 8007372:	4b03      	ldr	r3, [pc, #12]	; (8007380 <USB_DeactivateEndpoint+0x208>)
 8007374:	4323      	orrs	r3, r4
 8007376:	b29b      	uxth	r3, r3
 8007378:	8013      	strh	r3, [r2, #0]
 800737a:	e086      	b.n	800748a <USB_DeactivateEndpoint+0x312>
 800737c:	ffff80c0 	.word	0xffff80c0
 8007380:	ffff8080 	.word	0xffff8080
 8007384:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	b29c      	uxth	r4, r3
 8007396:	4623      	mov	r3, r4
 8007398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d014      	beq.n	80073ca <USB_DeactivateEndpoint+0x252>
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	881b      	ldrh	r3, [r3, #0]
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b6:	b29c      	uxth	r4, r3
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	441a      	add	r2, r3
 80073c2:	4b35      	ldr	r3, [pc, #212]	; (8007498 <USB_DeactivateEndpoint+0x320>)
 80073c4:	4323      	orrs	r3, r4
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	881b      	ldrh	r3, [r3, #0]
 80073d6:	b29c      	uxth	r4, r3
 80073d8:	4623      	mov	r3, r4
 80073da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d014      	beq.n	800740c <USB_DeactivateEndpoint+0x294>
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4413      	add	r3, r2
 80073ec:	881b      	ldrh	r3, [r3, #0]
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073f8:	b29c      	uxth	r4, r3
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	441a      	add	r2, r3
 8007404:	4b25      	ldr	r3, [pc, #148]	; (800749c <USB_DeactivateEndpoint+0x324>)
 8007406:	4323      	orrs	r3, r4
 8007408:	b29b      	uxth	r3, r3
 800740a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800741e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007422:	b29c      	uxth	r4, r3
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	441a      	add	r2, r3
 800742e:	4b1a      	ldr	r3, [pc, #104]	; (8007498 <USB_DeactivateEndpoint+0x320>)
 8007430:	4323      	orrs	r3, r4
 8007432:	b29b      	uxth	r3, r3
 8007434:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	b29b      	uxth	r3, r3
 8007444:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800744c:	b29c      	uxth	r4, r3
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	441a      	add	r2, r3
 8007458:	4b11      	ldr	r3, [pc, #68]	; (80074a0 <USB_DeactivateEndpoint+0x328>)
 800745a:	4323      	orrs	r3, r4
 800745c:	b29b      	uxth	r3, r3
 800745e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	4413      	add	r3, r2
 800746a:	881b      	ldrh	r3, [r3, #0]
 800746c:	b29b      	uxth	r3, r3
 800746e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007476:	b29c      	uxth	r4, r3
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	441a      	add	r2, r3
 8007482:	4b07      	ldr	r3, [pc, #28]	; (80074a0 <USB_DeactivateEndpoint+0x328>)
 8007484:	4323      	orrs	r3, r4
 8007486:	b29b      	uxth	r3, r3
 8007488:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bc90      	pop	{r4, r7}
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	ffffc080 	.word	0xffffc080
 800749c:	ffff80c0 	.word	0xffff80c0
 80074a0:	ffff8080 	.word	0xffff8080

080074a4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80074a4:	b590      	push	{r4, r7, lr}
 80074a6:	b08d      	sub	sp, #52	; 0x34
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	785b      	ldrb	r3, [r3, #1]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	f040 8160 	bne.w	8007778 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	699a      	ldr	r2, [r3, #24]
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d909      	bls.n	80074d8 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	691b      	ldr	r3, [r3, #16]
 80074c8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	699a      	ldr	r2, [r3, #24]
 80074ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d0:	1ad2      	subs	r2, r2, r3
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	619a      	str	r2, [r3, #24]
 80074d6:	e005      	b.n	80074e4 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	2200      	movs	r2, #0
 80074e2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	7b1b      	ldrb	r3, [r3, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d119      	bne.n	8007520 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	6959      	ldr	r1, [r3, #20]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	88da      	ldrh	r2, [r3, #6]
 80074f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 fbbd 	bl	8007c78 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80074fe:	687c      	ldr	r4, [r7, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007506:	b29b      	uxth	r3, r3
 8007508:	441c      	add	r4, r3
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	00db      	lsls	r3, r3, #3
 8007510:	4423      	add	r3, r4
 8007512:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007516:	461c      	mov	r4, r3
 8007518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751a:	b29b      	uxth	r3, r3
 800751c:	8023      	strh	r3, [r4, #0]
 800751e:	e10f      	b.n	8007740 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	881b      	ldrh	r3, [r3, #0]
 800752c:	b29b      	uxth	r3, r3
 800752e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007532:	2b00      	cmp	r3, #0
 8007534:	d065      	beq.n	8007602 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007536:	687c      	ldr	r4, [r7, #4]
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	785b      	ldrb	r3, [r3, #1]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d148      	bne.n	80075d2 <USB_EPStartXfer+0x12e>
 8007540:	687c      	ldr	r4, [r7, #4]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007548:	b29b      	uxth	r3, r3
 800754a:	441c      	add	r4, r3
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	00db      	lsls	r3, r3, #3
 8007552:	4423      	add	r3, r4
 8007554:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007558:	461c      	mov	r4, r3
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10e      	bne.n	800757e <USB_EPStartXfer+0xda>
 8007560:	8823      	ldrh	r3, [r4, #0]
 8007562:	b29b      	uxth	r3, r3
 8007564:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007568:	b29b      	uxth	r3, r3
 800756a:	8023      	strh	r3, [r4, #0]
 800756c:	8823      	ldrh	r3, [r4, #0]
 800756e:	b29b      	uxth	r3, r3
 8007570:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007574:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007578:	b29b      	uxth	r3, r3
 800757a:	8023      	strh	r3, [r4, #0]
 800757c:	e03d      	b.n	80075fa <USB_EPStartXfer+0x156>
 800757e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007580:	2b3e      	cmp	r3, #62	; 0x3e
 8007582:	d810      	bhi.n	80075a6 <USB_EPStartXfer+0x102>
 8007584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007586:	085b      	lsrs	r3, r3, #1
 8007588:	627b      	str	r3, [r7, #36]	; 0x24
 800758a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758c:	f003 0301 	and.w	r3, r3, #1
 8007590:	2b00      	cmp	r3, #0
 8007592:	d002      	beq.n	800759a <USB_EPStartXfer+0xf6>
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	3301      	adds	r3, #1
 8007598:	627b      	str	r3, [r7, #36]	; 0x24
 800759a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759c:	b29b      	uxth	r3, r3
 800759e:	029b      	lsls	r3, r3, #10
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	8023      	strh	r3, [r4, #0]
 80075a4:	e029      	b.n	80075fa <USB_EPStartXfer+0x156>
 80075a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	627b      	str	r3, [r7, #36]	; 0x24
 80075ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ae:	f003 031f 	and.w	r3, r3, #31
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d102      	bne.n	80075bc <USB_EPStartXfer+0x118>
 80075b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b8:	3b01      	subs	r3, #1
 80075ba:	627b      	str	r3, [r7, #36]	; 0x24
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	b29b      	uxth	r3, r3
 80075c0:	029b      	lsls	r3, r3, #10
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	8023      	strh	r3, [r4, #0]
 80075d0:	e013      	b.n	80075fa <USB_EPStartXfer+0x156>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	785b      	ldrb	r3, [r3, #1]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d10f      	bne.n	80075fa <USB_EPStartXfer+0x156>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	441c      	add	r4, r3
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	00db      	lsls	r3, r3, #3
 80075ea:	4423      	add	r3, r4
 80075ec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80075f0:	60fb      	str	r3, [r7, #12]
 80075f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	895b      	ldrh	r3, [r3, #10]
 80075fe:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007600:	e063      	b.n	80076ca <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	785b      	ldrb	r3, [r3, #1]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d148      	bne.n	800769c <USB_EPStartXfer+0x1f8>
 800760a:	687c      	ldr	r4, [r7, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007612:	b29b      	uxth	r3, r3
 8007614:	441c      	add	r4, r3
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	00db      	lsls	r3, r3, #3
 800761c:	4423      	add	r3, r4
 800761e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007622:	461c      	mov	r4, r3
 8007624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10e      	bne.n	8007648 <USB_EPStartXfer+0x1a4>
 800762a:	8823      	ldrh	r3, [r4, #0]
 800762c:	b29b      	uxth	r3, r3
 800762e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007632:	b29b      	uxth	r3, r3
 8007634:	8023      	strh	r3, [r4, #0]
 8007636:	8823      	ldrh	r3, [r4, #0]
 8007638:	b29b      	uxth	r3, r3
 800763a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800763e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007642:	b29b      	uxth	r3, r3
 8007644:	8023      	strh	r3, [r4, #0]
 8007646:	e03d      	b.n	80076c4 <USB_EPStartXfer+0x220>
 8007648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800764a:	2b3e      	cmp	r3, #62	; 0x3e
 800764c:	d810      	bhi.n	8007670 <USB_EPStartXfer+0x1cc>
 800764e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007650:	085b      	lsrs	r3, r3, #1
 8007652:	623b      	str	r3, [r7, #32]
 8007654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007656:	f003 0301 	and.w	r3, r3, #1
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <USB_EPStartXfer+0x1c0>
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	3301      	adds	r3, #1
 8007662:	623b      	str	r3, [r7, #32]
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	b29b      	uxth	r3, r3
 8007668:	029b      	lsls	r3, r3, #10
 800766a:	b29b      	uxth	r3, r3
 800766c:	8023      	strh	r3, [r4, #0]
 800766e:	e029      	b.n	80076c4 <USB_EPStartXfer+0x220>
 8007670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007672:	095b      	lsrs	r3, r3, #5
 8007674:	623b      	str	r3, [r7, #32]
 8007676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007678:	f003 031f 	and.w	r3, r3, #31
 800767c:	2b00      	cmp	r3, #0
 800767e:	d102      	bne.n	8007686 <USB_EPStartXfer+0x1e2>
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	3b01      	subs	r3, #1
 8007684:	623b      	str	r3, [r7, #32]
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	b29b      	uxth	r3, r3
 800768a:	029b      	lsls	r3, r3, #10
 800768c:	b29b      	uxth	r3, r3
 800768e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007696:	b29b      	uxth	r3, r3
 8007698:	8023      	strh	r3, [r4, #0]
 800769a:	e013      	b.n	80076c4 <USB_EPStartXfer+0x220>
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	785b      	ldrb	r3, [r3, #1]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d10f      	bne.n	80076c4 <USB_EPStartXfer+0x220>
 80076a4:	687c      	ldr	r4, [r7, #4]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	441c      	add	r4, r3
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	00db      	lsls	r3, r3, #3
 80076b6:	4423      	add	r3, r4
 80076b8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80076bc:	461c      	mov	r4, r3
 80076be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	891b      	ldrh	r3, [r3, #8]
 80076c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	6959      	ldr	r1, [r3, #20]
 80076ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 facf 	bl	8007c78 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	785b      	ldrb	r3, [r3, #1]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d115      	bne.n	800770e <USB_EPStartXfer+0x26a>
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	881b      	ldrh	r3, [r3, #0]
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f8:	b29c      	uxth	r4, r3
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	441a      	add	r2, r3
 8007704:	4b9a      	ldr	r3, [pc, #616]	; (8007970 <USB_EPStartXfer+0x4cc>)
 8007706:	4323      	orrs	r3, r4
 8007708:	b29b      	uxth	r3, r3
 800770a:	8013      	strh	r3, [r2, #0]
 800770c:	e018      	b.n	8007740 <USB_EPStartXfer+0x29c>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	785b      	ldrb	r3, [r3, #1]
 8007712:	2b01      	cmp	r3, #1
 8007714:	d114      	bne.n	8007740 <USB_EPStartXfer+0x29c>
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29b      	uxth	r3, r3
 8007724:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800772c:	b29c      	uxth	r4, r3
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	441a      	add	r2, r3
 8007738:	4b8e      	ldr	r3, [pc, #568]	; (8007974 <USB_EPStartXfer+0x4d0>)
 800773a:	4323      	orrs	r3, r4
 800773c:	b29b      	uxth	r3, r3
 800773e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	b29b      	uxth	r3, r3
 800774e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007756:	b29c      	uxth	r4, r3
 8007758:	f084 0310 	eor.w	r3, r4, #16
 800775c:	b29c      	uxth	r4, r3
 800775e:	f084 0320 	eor.w	r3, r4, #32
 8007762:	b29c      	uxth	r4, r3
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	441a      	add	r2, r3
 800776e:	4b82      	ldr	r3, [pc, #520]	; (8007978 <USB_EPStartXfer+0x4d4>)
 8007770:	4323      	orrs	r3, r4
 8007772:	b29b      	uxth	r3, r3
 8007774:	8013      	strh	r3, [r2, #0]
 8007776:	e146      	b.n	8007a06 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	699a      	ldr	r2, [r3, #24]
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	429a      	cmp	r2, r3
 8007782:	d909      	bls.n	8007798 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	699a      	ldr	r2, [r3, #24]
 800778e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007790:	1ad2      	subs	r2, r2, r3
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	619a      	str	r2, [r3, #24]
 8007796:	e005      	b.n	80077a4 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2200      	movs	r2, #0
 80077a2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	7b1b      	ldrb	r3, [r3, #12]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d148      	bne.n	800783e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80077ac:	687c      	ldr	r4, [r7, #4]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	441c      	add	r4, r3
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	00db      	lsls	r3, r3, #3
 80077be:	4423      	add	r3, r4
 80077c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80077c4:	461c      	mov	r4, r3
 80077c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10e      	bne.n	80077ea <USB_EPStartXfer+0x346>
 80077cc:	8823      	ldrh	r3, [r4, #0]
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	8023      	strh	r3, [r4, #0]
 80077d8:	8823      	ldrh	r3, [r4, #0]
 80077da:	b29b      	uxth	r3, r3
 80077dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	8023      	strh	r3, [r4, #0]
 80077e8:	e0f2      	b.n	80079d0 <USB_EPStartXfer+0x52c>
 80077ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ec:	2b3e      	cmp	r3, #62	; 0x3e
 80077ee:	d810      	bhi.n	8007812 <USB_EPStartXfer+0x36e>
 80077f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f2:	085b      	lsrs	r3, r3, #1
 80077f4:	61fb      	str	r3, [r7, #28]
 80077f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d002      	beq.n	8007806 <USB_EPStartXfer+0x362>
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	3301      	adds	r3, #1
 8007804:	61fb      	str	r3, [r7, #28]
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	b29b      	uxth	r3, r3
 800780a:	029b      	lsls	r3, r3, #10
 800780c:	b29b      	uxth	r3, r3
 800780e:	8023      	strh	r3, [r4, #0]
 8007810:	e0de      	b.n	80079d0 <USB_EPStartXfer+0x52c>
 8007812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007814:	095b      	lsrs	r3, r3, #5
 8007816:	61fb      	str	r3, [r7, #28]
 8007818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781a:	f003 031f 	and.w	r3, r3, #31
 800781e:	2b00      	cmp	r3, #0
 8007820:	d102      	bne.n	8007828 <USB_EPStartXfer+0x384>
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	3b01      	subs	r3, #1
 8007826:	61fb      	str	r3, [r7, #28]
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	b29b      	uxth	r3, r3
 800782c:	029b      	lsls	r3, r3, #10
 800782e:	b29b      	uxth	r3, r3
 8007830:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007834:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007838:	b29b      	uxth	r3, r3
 800783a:	8023      	strh	r3, [r4, #0]
 800783c:	e0c8      	b.n	80079d0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	785b      	ldrb	r3, [r3, #1]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d148      	bne.n	80078d8 <USB_EPStartXfer+0x434>
 8007846:	687c      	ldr	r4, [r7, #4]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800784e:	b29b      	uxth	r3, r3
 8007850:	441c      	add	r4, r3
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	4423      	add	r3, r4
 800785a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800785e:	461c      	mov	r4, r3
 8007860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10e      	bne.n	8007884 <USB_EPStartXfer+0x3e0>
 8007866:	8823      	ldrh	r3, [r4, #0]
 8007868:	b29b      	uxth	r3, r3
 800786a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800786e:	b29b      	uxth	r3, r3
 8007870:	8023      	strh	r3, [r4, #0]
 8007872:	8823      	ldrh	r3, [r4, #0]
 8007874:	b29b      	uxth	r3, r3
 8007876:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800787a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800787e:	b29b      	uxth	r3, r3
 8007880:	8023      	strh	r3, [r4, #0]
 8007882:	e03d      	b.n	8007900 <USB_EPStartXfer+0x45c>
 8007884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007886:	2b3e      	cmp	r3, #62	; 0x3e
 8007888:	d810      	bhi.n	80078ac <USB_EPStartXfer+0x408>
 800788a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800788c:	085b      	lsrs	r3, r3, #1
 800788e:	61bb      	str	r3, [r7, #24]
 8007890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b00      	cmp	r3, #0
 8007898:	d002      	beq.n	80078a0 <USB_EPStartXfer+0x3fc>
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	3301      	adds	r3, #1
 800789e:	61bb      	str	r3, [r7, #24]
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	029b      	lsls	r3, r3, #10
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	8023      	strh	r3, [r4, #0]
 80078aa:	e029      	b.n	8007900 <USB_EPStartXfer+0x45c>
 80078ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ae:	095b      	lsrs	r3, r3, #5
 80078b0:	61bb      	str	r3, [r7, #24]
 80078b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b4:	f003 031f 	and.w	r3, r3, #31
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d102      	bne.n	80078c2 <USB_EPStartXfer+0x41e>
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	3b01      	subs	r3, #1
 80078c0:	61bb      	str	r3, [r7, #24]
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	029b      	lsls	r3, r3, #10
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	8023      	strh	r3, [r4, #0]
 80078d6:	e013      	b.n	8007900 <USB_EPStartXfer+0x45c>
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d10f      	bne.n	8007900 <USB_EPStartXfer+0x45c>
 80078e0:	687c      	ldr	r4, [r7, #4]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	441c      	add	r4, r3
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	00db      	lsls	r3, r3, #3
 80078f2:	4423      	add	r3, r4
 80078f4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80078f8:	461c      	mov	r4, r3
 80078fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	8023      	strh	r3, [r4, #0]
 8007900:	687c      	ldr	r4, [r7, #4]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	785b      	ldrb	r3, [r3, #1]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d14e      	bne.n	80079a8 <USB_EPStartXfer+0x504>
 800790a:	687c      	ldr	r4, [r7, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007912:	b29b      	uxth	r3, r3
 8007914:	441c      	add	r4, r3
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	00db      	lsls	r3, r3, #3
 800791c:	4423      	add	r3, r4
 800791e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007922:	461c      	mov	r4, r3
 8007924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10e      	bne.n	8007948 <USB_EPStartXfer+0x4a4>
 800792a:	8823      	ldrh	r3, [r4, #0]
 800792c:	b29b      	uxth	r3, r3
 800792e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007932:	b29b      	uxth	r3, r3
 8007934:	8023      	strh	r3, [r4, #0]
 8007936:	8823      	ldrh	r3, [r4, #0]
 8007938:	b29b      	uxth	r3, r3
 800793a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800793e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007942:	b29b      	uxth	r3, r3
 8007944:	8023      	strh	r3, [r4, #0]
 8007946:	e043      	b.n	80079d0 <USB_EPStartXfer+0x52c>
 8007948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794a:	2b3e      	cmp	r3, #62	; 0x3e
 800794c:	d816      	bhi.n	800797c <USB_EPStartXfer+0x4d8>
 800794e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007950:	085b      	lsrs	r3, r3, #1
 8007952:	617b      	str	r3, [r7, #20]
 8007954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007956:	f003 0301 	and.w	r3, r3, #1
 800795a:	2b00      	cmp	r3, #0
 800795c:	d002      	beq.n	8007964 <USB_EPStartXfer+0x4c0>
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	3301      	adds	r3, #1
 8007962:	617b      	str	r3, [r7, #20]
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	b29b      	uxth	r3, r3
 8007968:	029b      	lsls	r3, r3, #10
 800796a:	b29b      	uxth	r3, r3
 800796c:	8023      	strh	r3, [r4, #0]
 800796e:	e02f      	b.n	80079d0 <USB_EPStartXfer+0x52c>
 8007970:	ffff80c0 	.word	0xffff80c0
 8007974:	ffffc080 	.word	0xffffc080
 8007978:	ffff8080 	.word	0xffff8080
 800797c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800797e:	095b      	lsrs	r3, r3, #5
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007984:	f003 031f 	and.w	r3, r3, #31
 8007988:	2b00      	cmp	r3, #0
 800798a:	d102      	bne.n	8007992 <USB_EPStartXfer+0x4ee>
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	3b01      	subs	r3, #1
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	b29b      	uxth	r3, r3
 8007996:	029b      	lsls	r3, r3, #10
 8007998:	b29b      	uxth	r3, r3
 800799a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800799e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	8023      	strh	r3, [r4, #0]
 80079a6:	e013      	b.n	80079d0 <USB_EPStartXfer+0x52c>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	785b      	ldrb	r3, [r3, #1]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d10f      	bne.n	80079d0 <USB_EPStartXfer+0x52c>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	441c      	add	r4, r3
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	4423      	add	r3, r4
 80079c2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ca:	b29a      	uxth	r2, r3
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	881b      	ldrh	r3, [r3, #0]
 80079dc:	b29b      	uxth	r3, r3
 80079de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e6:	b29c      	uxth	r4, r3
 80079e8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80079ec:	b29c      	uxth	r4, r3
 80079ee:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80079f2:	b29c      	uxth	r4, r3
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	441a      	add	r2, r3
 80079fe:	4b04      	ldr	r3, [pc, #16]	; (8007a10 <USB_EPStartXfer+0x56c>)
 8007a00:	4323      	orrs	r3, r4
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007a06:	2300      	movs	r3, #0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3734      	adds	r7, #52	; 0x34
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd90      	pop	{r4, r7, pc}
 8007a10:	ffff8080 	.word	0xffff8080

08007a14 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a14:	b490      	push	{r4, r7}
 8007a16:	b082      	sub	sp, #8
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	785b      	ldrb	r3, [r3, #1]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d018      	beq.n	8007a58 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a3c:	b29c      	uxth	r4, r3
 8007a3e:	f084 0310 	eor.w	r3, r4, #16
 8007a42:	b29c      	uxth	r4, r3
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	441a      	add	r2, r3
 8007a4e:	4b11      	ldr	r3, [pc, #68]	; (8007a94 <USB_EPSetStall+0x80>)
 8007a50:	4323      	orrs	r3, r4
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	8013      	strh	r3, [r2, #0]
 8007a56:	e017      	b.n	8007a88 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4413      	add	r3, r2
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a6e:	b29c      	uxth	r4, r3
 8007a70:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007a74:	b29c      	uxth	r4, r3
 8007a76:	687a      	ldr	r2, [r7, #4]
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	441a      	add	r2, r3
 8007a80:	4b04      	ldr	r3, [pc, #16]	; (8007a94 <USB_EPSetStall+0x80>)
 8007a82:	4323      	orrs	r3, r4
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc90      	pop	{r4, r7}
 8007a92:	4770      	bx	lr
 8007a94:	ffff8080 	.word	0xffff8080

08007a98 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a98:	b490      	push	{r4, r7}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	7b1b      	ldrb	r3, [r3, #12]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d17d      	bne.n	8007ba6 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	785b      	ldrb	r3, [r3, #1]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d03d      	beq.n	8007b2e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	881b      	ldrh	r3, [r3, #0]
 8007abe:	b29c      	uxth	r4, r3
 8007ac0:	4623      	mov	r3, r4
 8007ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d014      	beq.n	8007af4 <USB_EPClearStall+0x5c>
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4413      	add	r3, r2
 8007ad4:	881b      	ldrh	r3, [r3, #0]
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ae0:	b29c      	uxth	r4, r3
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	441a      	add	r2, r3
 8007aec:	4b31      	ldr	r3, [pc, #196]	; (8007bb4 <USB_EPClearStall+0x11c>)
 8007aee:	4323      	orrs	r3, r4
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	78db      	ldrb	r3, [r3, #3]
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d054      	beq.n	8007ba6 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	881b      	ldrh	r3, [r3, #0]
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b12:	b29c      	uxth	r4, r3
 8007b14:	f084 0320 	eor.w	r3, r4, #32
 8007b18:	b29c      	uxth	r4, r3
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	441a      	add	r2, r3
 8007b24:	4b24      	ldr	r3, [pc, #144]	; (8007bb8 <USB_EPClearStall+0x120>)
 8007b26:	4323      	orrs	r3, r4
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	8013      	strh	r3, [r2, #0]
 8007b2c:	e03b      	b.n	8007ba6 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	4413      	add	r3, r2
 8007b38:	881b      	ldrh	r3, [r3, #0]
 8007b3a:	b29c      	uxth	r4, r3
 8007b3c:	4623      	mov	r3, r4
 8007b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d014      	beq.n	8007b70 <USB_EPClearStall+0xd8>
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	4413      	add	r3, r2
 8007b50:	881b      	ldrh	r3, [r3, #0]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b5c:	b29c      	uxth	r4, r3
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	441a      	add	r2, r3
 8007b68:	4b14      	ldr	r3, [pc, #80]	; (8007bbc <USB_EPClearStall+0x124>)
 8007b6a:	4323      	orrs	r3, r4
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	4413      	add	r3, r2
 8007b7a:	881b      	ldrh	r3, [r3, #0]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b86:	b29c      	uxth	r4, r3
 8007b88:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007b8c:	b29c      	uxth	r4, r3
 8007b8e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007b92:	b29c      	uxth	r4, r3
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	441a      	add	r2, r3
 8007b9e:	4b06      	ldr	r3, [pc, #24]	; (8007bb8 <USB_EPClearStall+0x120>)
 8007ba0:	4323      	orrs	r3, r4
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3708      	adds	r7, #8
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bc90      	pop	{r4, r7}
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	ffff80c0 	.word	0xffff80c0
 8007bb8:	ffff8080 	.word	0xffff8080
 8007bbc:	ffffc080 	.word	0xffffc080

08007bc0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	460b      	mov	r3, r1
 8007bca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007bcc:	78fb      	ldrb	r3, [r7, #3]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d103      	bne.n	8007bda <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2280      	movs	r2, #128	; 0x80
 8007bd6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007bda:	2300      	movs	r3, #0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b083      	sub	sp, #12
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007c52:	68fb      	ldr	r3, [r7, #12]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b08d      	sub	sp, #52	; 0x34
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	4611      	mov	r1, r2
 8007c84:	461a      	mov	r2, r3
 8007c86:	460b      	mov	r3, r1
 8007c88:	80fb      	strh	r3, [r7, #6]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007c8e:	88bb      	ldrh	r3, [r7, #4]
 8007c90:	3301      	adds	r3, #1
 8007c92:	085b      	lsrs	r3, r3, #1
 8007c94:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007c9e:	88fa      	ldrh	r2, [r7, #6]
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ca8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cae:	e01b      	b.n	8007ce8 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb8:	3301      	adds	r3, #1
 8007cba:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	021b      	lsls	r3, r3, #8
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd8:	3302      	adds	r3, #2
 8007cda:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8007cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cde:	3301      	adds	r3, #1
 8007ce0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1e0      	bne.n	8007cb0 <USB_WritePMA+0x38>
  }
}
 8007cee:	bf00      	nop
 8007cf0:	3734      	adds	r7, #52	; 0x34
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b08b      	sub	sp, #44	; 0x2c
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	60f8      	str	r0, [r7, #12]
 8007d02:	60b9      	str	r1, [r7, #8]
 8007d04:	4611      	mov	r1, r2
 8007d06:	461a      	mov	r2, r3
 8007d08:	460b      	mov	r3, r1
 8007d0a:	80fb      	strh	r3, [r7, #6]
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007d10:	88bb      	ldrh	r3, [r7, #4]
 8007d12:	085b      	lsrs	r3, r3, #1
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d20:	88fa      	ldrh	r2, [r7, #6]
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	4413      	add	r3, r2
 8007d26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d2a:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d30:	e018      	b.n	8007d64 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007d32:	6a3b      	ldr	r3, [r7, #32]
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007d3a:	6a3b      	ldr	r3, [r7, #32]
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	0a1b      	lsrs	r3, r3, #8
 8007d52:	b2da      	uxtb	r2, r3
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d60:	3b01      	subs	r3, #1
 8007d62:	627b      	str	r3, [r7, #36]	; 0x24
 8007d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e3      	bne.n	8007d32 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007d6a:	88bb      	ldrh	r3, [r7, #4]
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d007      	beq.n	8007d86 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	701a      	strb	r2, [r3, #0]
  }
}
 8007d86:	bf00      	nop
 8007d88:	372c      	adds	r7, #44	; 0x2c
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b084      	sub	sp, #16
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	7c1b      	ldrb	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d115      	bne.n	8007dd6 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007daa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dae:	2202      	movs	r2, #2
 8007db0:	2181      	movs	r1, #129	; 0x81
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f005 fb74 	bl	800d4a0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007dbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	2101      	movs	r1, #1
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f005 fb6a 	bl	800d4a0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007dd4:	e012      	b.n	8007dfc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007dd6:	2340      	movs	r3, #64	; 0x40
 8007dd8:	2202      	movs	r2, #2
 8007dda:	2181      	movs	r1, #129	; 0x81
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f005 fb5f 	bl	800d4a0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007de8:	2340      	movs	r3, #64	; 0x40
 8007dea:	2202      	movs	r2, #2
 8007dec:	2101      	movs	r1, #1
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f005 fb56 	bl	800d4a0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007dfc:	2308      	movs	r3, #8
 8007dfe:	2203      	movs	r2, #3
 8007e00:	2182      	movs	r1, #130	; 0x82
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f005 fb4c 	bl	800d4a0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007e0e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007e12:	f005 fd3f 	bl	800d894 <USBD_static_malloc>
 8007e16:	4602      	mov	r2, r0
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d102      	bne.n	8007e2e <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	73fb      	strb	r3, [r7, #15]
 8007e2c:	e026      	b.n	8007e7c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e34:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	7c1b      	ldrb	r3, [r3, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d109      	bne.n	8007e6c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e62:	2101      	movs	r1, #1
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f005 fc91 	bl	800d78c <USBD_LL_PrepareReceive>
 8007e6a:	e007      	b.n	8007e7c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e72:	2340      	movs	r3, #64	; 0x40
 8007e74:	2101      	movs	r1, #1
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f005 fc88 	bl	800d78c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3710      	adds	r7, #16
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}

08007e86 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b084      	sub	sp, #16
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
 8007e8e:	460b      	mov	r3, r1
 8007e90:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007e96:	2181      	movs	r1, #129	; 0x81
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f005 fb3f 	bl	800d51c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f005 fb38 	bl	800d51c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007eb4:	2182      	movs	r1, #130	; 0x82
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f005 fb30 	bl	800d51c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00e      	beq.n	8007eea <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007edc:	4618      	mov	r0, r3
 8007ede:	f005 fce7 	bl	800d8b0 <USBD_static_free>
    pdev->pClassData = NULL;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f04:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d039      	beq.n	8007f92 <USBD_CDC_Setup+0x9e>
 8007f1e:	2b20      	cmp	r3, #32
 8007f20:	d17c      	bne.n	800801c <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	88db      	ldrh	r3, [r3, #6]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d029      	beq.n	8007f7e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	b25b      	sxtb	r3, r3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	da11      	bge.n	8007f58 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007f40:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f42:	683a      	ldr	r2, [r7, #0]
 8007f44:	88d2      	ldrh	r2, [r2, #6]
 8007f46:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007f48:	6939      	ldr	r1, [r7, #16]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	88db      	ldrh	r3, [r3, #6]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f001 fa2b 	bl	80093ac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007f56:	e068      	b.n	800802a <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	785a      	ldrb	r2, [r3, #1]
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	88db      	ldrh	r3, [r3, #6]
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007f6e:	6939      	ldr	r1, [r7, #16]
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	88db      	ldrh	r3, [r3, #6]
 8007f74:	461a      	mov	r2, r3
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f001 fa46 	bl	8009408 <USBD_CtlPrepareRx>
      break;
 8007f7c:	e055      	b.n	800802a <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	7850      	ldrb	r0, [r2, #1]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	6839      	ldr	r1, [r7, #0]
 8007f8e:	4798      	blx	r3
      break;
 8007f90:	e04b      	b.n	800802a <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	785b      	ldrb	r3, [r3, #1]
 8007f96:	2b0a      	cmp	r3, #10
 8007f98:	d017      	beq.n	8007fca <USBD_CDC_Setup+0xd6>
 8007f9a:	2b0b      	cmp	r3, #11
 8007f9c:	d029      	beq.n	8007ff2 <USBD_CDC_Setup+0xfe>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d133      	bne.n	800800a <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fa8:	2b03      	cmp	r3, #3
 8007faa:	d107      	bne.n	8007fbc <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007fac:	f107 030c 	add.w	r3, r7, #12
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f001 f9f9 	bl	80093ac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007fba:	e02e      	b.n	800801a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007fbc:	6839      	ldr	r1, [r7, #0]
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f001 f989 	bl	80092d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	75fb      	strb	r3, [r7, #23]
          break;
 8007fc8:	e027      	b.n	800801a <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fd0:	2b03      	cmp	r3, #3
 8007fd2:	d107      	bne.n	8007fe4 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007fd4:	f107 030f 	add.w	r3, r7, #15
 8007fd8:	2201      	movs	r2, #1
 8007fda:	4619      	mov	r1, r3
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f001 f9e5 	bl	80093ac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007fe2:	e01a      	b.n	800801a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007fe4:	6839      	ldr	r1, [r7, #0]
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f001 f975 	bl	80092d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007fec:	2302      	movs	r3, #2
 8007fee:	75fb      	strb	r3, [r7, #23]
          break;
 8007ff0:	e013      	b.n	800801a <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ff8:	2b03      	cmp	r3, #3
 8007ffa:	d00d      	beq.n	8008018 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8007ffc:	6839      	ldr	r1, [r7, #0]
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f001 f969 	bl	80092d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008004:	2302      	movs	r3, #2
 8008006:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008008:	e006      	b.n	8008018 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800800a:	6839      	ldr	r1, [r7, #0]
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f001 f962 	bl	80092d6 <USBD_CtlError>
          ret = USBD_FAIL;
 8008012:	2302      	movs	r3, #2
 8008014:	75fb      	strb	r3, [r7, #23]
          break;
 8008016:	e000      	b.n	800801a <USBD_CDC_Setup+0x126>
          break;
 8008018:	bf00      	nop
      }
      break;
 800801a:	e006      	b.n	800802a <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800801c:	6839      	ldr	r1, [r7, #0]
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f001 f959 	bl	80092d6 <USBD_CtlError>
      ret = USBD_FAIL;
 8008024:	2302      	movs	r3, #2
 8008026:	75fb      	strb	r3, [r7, #23]
      break;
 8008028:	bf00      	nop
  }

  return ret;
 800802a:	7dfb      	ldrb	r3, [r7, #23]
}
 800802c:	4618      	mov	r0, r3
 800802e:	3718      	adds	r7, #24
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	460b      	mov	r3, r1
 800803e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008046:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800804e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008056:	2b00      	cmp	r3, #0
 8008058:	d037      	beq.n	80080ca <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800805a:	78fa      	ldrb	r2, [r7, #3]
 800805c:	6879      	ldr	r1, [r7, #4]
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	440b      	add	r3, r1
 8008068:	331c      	adds	r3, #28
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d026      	beq.n	80080be <USBD_CDC_DataIn+0x8a>
 8008070:	78fa      	ldrb	r2, [r7, #3]
 8008072:	6879      	ldr	r1, [r7, #4]
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	440b      	add	r3, r1
 800807e:	331c      	adds	r3, #28
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	78fa      	ldrb	r2, [r7, #3]
 8008084:	68b9      	ldr	r1, [r7, #8]
 8008086:	0152      	lsls	r2, r2, #5
 8008088:	440a      	add	r2, r1
 800808a:	3238      	adds	r2, #56	; 0x38
 800808c:	6812      	ldr	r2, [r2, #0]
 800808e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008092:	fb02 f201 	mul.w	r2, r2, r1
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d110      	bne.n	80080be <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800809c:	78fa      	ldrb	r2, [r7, #3]
 800809e:	6879      	ldr	r1, [r7, #4]
 80080a0:	4613      	mov	r3, r2
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	4413      	add	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	440b      	add	r3, r1
 80080aa:	331c      	adds	r3, #28
 80080ac:	2200      	movs	r2, #0
 80080ae:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80080b0:	78f9      	ldrb	r1, [r7, #3]
 80080b2:	2300      	movs	r3, #0
 80080b4:	2200      	movs	r2, #0
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f005 fb2e 	bl	800d718 <USBD_LL_Transmit>
 80080bc:	e003      	b.n	80080c6 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80080c6:	2300      	movs	r3, #0
 80080c8:	e000      	b.n	80080cc <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 80080ca:	2302      	movs	r3, #2
  }
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	460b      	mov	r3, r1
 80080de:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080e6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80080e8:	78fb      	ldrb	r3, [r7, #3]
 80080ea:	4619      	mov	r1, r3
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f005 fb87 	bl	800d800 <USBD_LL_GetRxDataSize>
 80080f2:	4602      	mov	r2, r0
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00d      	beq.n	8008120 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008118:	4611      	mov	r1, r2
 800811a:	4798      	blx	r3

    return USBD_OK;
 800811c:	2300      	movs	r3, #0
 800811e:	e000      	b.n	8008122 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008120:	2302      	movs	r3, #2
  }
}
 8008122:	4618      	mov	r0, r3
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b084      	sub	sp, #16
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008138:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008140:	2b00      	cmp	r3, #0
 8008142:	d015      	beq.n	8008170 <USBD_CDC_EP0_RxReady+0x46>
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800814a:	2bff      	cmp	r3, #255	; 0xff
 800814c:	d010      	beq.n	8008170 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800815c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008164:	b292      	uxth	r2, r2
 8008166:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	22ff      	movs	r2, #255	; 0xff
 800816c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2243      	movs	r2, #67	; 0x43
 8008188:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800818a:	4b03      	ldr	r3, [pc, #12]	; (8008198 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800818c:	4618      	mov	r0, r3
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr
 8008198:	20000094 	.word	0x20000094

0800819c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2243      	movs	r2, #67	; 0x43
 80081a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80081aa:	4b03      	ldr	r3, [pc, #12]	; (80081b8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	20000050 	.word	0x20000050

080081bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2243      	movs	r2, #67	; 0x43
 80081c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80081ca:	4b03      	ldr	r3, [pc, #12]	; (80081d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr
 80081d8:	200000d8 	.word	0x200000d8

080081dc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	220a      	movs	r2, #10
 80081e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80081ea:	4b03      	ldr	r3, [pc, #12]	; (80081f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	2000000c 	.word	0x2000000c

080081fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008206:	2302      	movs	r3, #2
 8008208:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d005      	beq.n	800821c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	683a      	ldr	r2, [r7, #0]
 8008214:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008218:	2300      	movs	r3, #0
 800821a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800821c:	7bfb      	ldrb	r3, [r7, #15]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3714      	adds	r7, #20
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800822a:	b480      	push	{r7}
 800822c:	b087      	sub	sp, #28
 800822e:	af00      	add	r7, sp, #0
 8008230:	60f8      	str	r0, [r7, #12]
 8008232:	60b9      	str	r1, [r7, #8]
 8008234:	4613      	mov	r3, r2
 8008236:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800823e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008248:	88fa      	ldrh	r2, [r7, #6]
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800825e:	b480      	push	{r7}
 8008260:	b085      	sub	sp, #20
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
 8008266:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800826e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008294:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800829c:	2b00      	cmp	r3, #0
 800829e:	d01c      	beq.n	80082da <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d115      	bne.n	80082d6 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	2181      	movs	r1, #129	; 0x81
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f005 fa23 	bl	800d718 <USBD_LL_Transmit>

      return USBD_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	e002      	b.n	80082dc <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e000      	b.n	80082dc <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80082da:	2302      	movs	r3, #2
  }
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082f2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d017      	beq.n	800832e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	7c1b      	ldrb	r3, [r3, #16]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d109      	bne.n	800831a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800830c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008310:	2101      	movs	r1, #1
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f005 fa3a 	bl	800d78c <USBD_LL_PrepareReceive>
 8008318:	e007      	b.n	800832a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008320:	2340      	movs	r3, #64	; 0x40
 8008322:	2101      	movs	r1, #1
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f005 fa31 	bl	800d78c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	e000      	b.n	8008330 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800832e:	2302      	movs	r3, #2
  }
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	4613      	mov	r3, r2
 8008344:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800834c:	2302      	movs	r3, #2
 800834e:	e01a      	b.n	8008386 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d003      	beq.n	8008370 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	68ba      	ldr	r2, [r7, #8]
 800836c:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	79fa      	ldrb	r2, [r7, #7]
 800837c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f004 fffa 	bl	800d378 <USBD_LL_Init>

  return USBD_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3710      	adds	r7, #16
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800838e:	b480      	push	{r7}
 8008390:	b085      	sub	sp, #20
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008398:	2300      	movs	r3, #0
 800839a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d006      	beq.n	80083b0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]
 80083ae:	e001      	b.n	80083b4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80083b0:	2302      	movs	r3, #2
 80083b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80083b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b082      	sub	sp, #8
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f005 f836 	bl	800d43c <USBD_LL_Start>

  return USBD_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80083da:	b480      	push	{r7}
 80083dc:	b083      	sub	sp, #12
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	370c      	adds	r7, #12
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	460b      	mov	r3, r1
 80083fa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80083fc:	2302      	movs	r3, #2
 80083fe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00c      	beq.n	8008424 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	78fa      	ldrb	r2, [r7, #3]
 8008414:	4611      	mov	r1, r2
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	4798      	blx	r3
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008424:	7bfb      	ldrb	r3, [r7, #15]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800842e:	b580      	push	{r7, lr}
 8008430:	b082      	sub	sp, #8
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
 8008436:	460b      	mov	r3, r1
 8008438:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	78fa      	ldrb	r2, [r7, #3]
 8008444:	4611      	mov	r1, r2
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	4798      	blx	r3

  return USBD_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3708      	adds	r7, #8
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008464:	6839      	ldr	r1, [r7, #0]
 8008466:	4618      	mov	r0, r3
 8008468:	f000 fef8 	bl	800925c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800847a:	461a      	mov	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008488:	f003 031f 	and.w	r3, r3, #31
 800848c:	2b01      	cmp	r3, #1
 800848e:	d00c      	beq.n	80084aa <USBD_LL_SetupStage+0x56>
 8008490:	2b01      	cmp	r3, #1
 8008492:	d302      	bcc.n	800849a <USBD_LL_SetupStage+0x46>
 8008494:	2b02      	cmp	r3, #2
 8008496:	d010      	beq.n	80084ba <USBD_LL_SetupStage+0x66>
 8008498:	e017      	b.n	80084ca <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f9ce 	bl	8008844 <USBD_StdDevReq>
      break;
 80084a8:	e01a      	b.n	80084e0 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 fa30 	bl	8008918 <USBD_StdItfReq>
      break;
 80084b8:	e012      	b.n	80084e0 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80084c0:	4619      	mov	r1, r3
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 fa6e 	bl	80089a4 <USBD_StdEPReq>
      break;
 80084c8:	e00a      	b.n	80084e0 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80084d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	4619      	mov	r1, r3
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f005 f855 	bl	800d588 <USBD_LL_StallEP>
      break;
 80084de:	bf00      	nop
  }

  return USBD_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3708      	adds	r7, #8
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b086      	sub	sp, #24
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	460b      	mov	r3, r1
 80084f4:	607a      	str	r2, [r7, #4]
 80084f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80084f8:	7afb      	ldrb	r3, [r7, #11]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d14b      	bne.n	8008596 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008504:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800850c:	2b03      	cmp	r3, #3
 800850e:	d134      	bne.n	800857a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	429a      	cmp	r2, r3
 800851a:	d919      	bls.n	8008550 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	68da      	ldr	r2, [r3, #12]
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	1ad2      	subs	r2, r2, r3
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	68da      	ldr	r2, [r3, #12]
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008532:	429a      	cmp	r2, r3
 8008534:	d203      	bcs.n	800853e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800853a:	b29b      	uxth	r3, r3
 800853c:	e002      	b.n	8008544 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008542:	b29b      	uxth	r3, r3
 8008544:	461a      	mov	r2, r3
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f000 ff7b 	bl	8009444 <USBD_CtlContinueRx>
 800854e:	e038      	b.n	80085c2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00a      	beq.n	8008572 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008562:	2b03      	cmp	r3, #3
 8008564:	d105      	bne.n	8008572 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f000 ff78 	bl	8009468 <USBD_CtlSendStatus>
 8008578:	e023      	b.n	80085c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008580:	2b05      	cmp	r3, #5
 8008582:	d11e      	bne.n	80085c2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800858c:	2100      	movs	r1, #0
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f004 fffa 	bl	800d588 <USBD_LL_StallEP>
 8008594:	e015      	b.n	80085c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00d      	beq.n	80085be <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d108      	bne.n	80085be <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085b2:	699b      	ldr	r3, [r3, #24]
 80085b4:	7afa      	ldrb	r2, [r7, #11]
 80085b6:	4611      	mov	r1, r2
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	4798      	blx	r3
 80085bc:	e001      	b.n	80085c2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80085be:	2302      	movs	r3, #2
 80085c0:	e000      	b.n	80085c4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3718      	adds	r7, #24
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b086      	sub	sp, #24
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	460b      	mov	r3, r1
 80085d6:	607a      	str	r2, [r7, #4]
 80085d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80085da:	7afb      	ldrb	r3, [r7, #11]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d17f      	bne.n	80086e0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	3314      	adds	r3, #20
 80085e4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d15c      	bne.n	80086aa <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d915      	bls.n	8008628 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	68da      	ldr	r2, [r3, #12]
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	691b      	ldr	r3, [r3, #16]
 8008604:	1ad2      	subs	r2, r2, r3
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	b29b      	uxth	r3, r3
 8008610:	461a      	mov	r2, r3
 8008612:	6879      	ldr	r1, [r7, #4]
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f000 fee5 	bl	80093e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800861a:	2300      	movs	r3, #0
 800861c:	2200      	movs	r2, #0
 800861e:	2100      	movs	r1, #0
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f005 f8b3 	bl	800d78c <USBD_LL_PrepareReceive>
 8008626:	e04e      	b.n	80086c6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	697a      	ldr	r2, [r7, #20]
 800862e:	6912      	ldr	r2, [r2, #16]
 8008630:	fbb3 f1f2 	udiv	r1, r3, r2
 8008634:	fb02 f201 	mul.w	r2, r2, r1
 8008638:	1a9b      	subs	r3, r3, r2
 800863a:	2b00      	cmp	r3, #0
 800863c:	d11c      	bne.n	8008678 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	689a      	ldr	r2, [r3, #8]
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008646:	429a      	cmp	r2, r3
 8008648:	d316      	bcc.n	8008678 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008654:	429a      	cmp	r2, r3
 8008656:	d20f      	bcs.n	8008678 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008658:	2200      	movs	r2, #0
 800865a:	2100      	movs	r1, #0
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f000 fec1 	bl	80093e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800866a:	2300      	movs	r3, #0
 800866c:	2200      	movs	r2, #0
 800866e:	2100      	movs	r1, #0
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f005 f88b 	bl	800d78c <USBD_LL_PrepareReceive>
 8008676:	e026      	b.n	80086c6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00a      	beq.n	800869a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800868a:	2b03      	cmp	r3, #3
 800868c:	d105      	bne.n	800869a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800869a:	2180      	movs	r1, #128	; 0x80
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f004 ff73 	bl	800d588 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 fef3 	bl	800948e <USBD_CtlReceiveStatus>
 80086a8:	e00d      	b.n	80086c6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80086b0:	2b04      	cmp	r3, #4
 80086b2:	d004      	beq.n	80086be <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d103      	bne.n	80086c6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80086be:	2180      	movs	r1, #128	; 0x80
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f004 ff61 	bl	800d588 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d11d      	bne.n	800870c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f7ff fe82 	bl	80083da <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80086de:	e015      	b.n	800870c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086e6:	695b      	ldr	r3, [r3, #20]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00d      	beq.n	8008708 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80086f2:	2b03      	cmp	r3, #3
 80086f4:	d108      	bne.n	8008708 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086fc:	695b      	ldr	r3, [r3, #20]
 80086fe:	7afa      	ldrb	r2, [r7, #11]
 8008700:	4611      	mov	r1, r2
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	4798      	blx	r3
 8008706:	e001      	b.n	800870c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008708:	2302      	movs	r3, #2
 800870a:	e000      	b.n	800870e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3718      	adds	r7, #24
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b082      	sub	sp, #8
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800871e:	2340      	movs	r3, #64	; 0x40
 8008720:	2200      	movs	r2, #0
 8008722:	2100      	movs	r1, #0
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f004 febb 	bl	800d4a0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2240      	movs	r2, #64	; 0x40
 8008736:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800873a:	2340      	movs	r3, #64	; 0x40
 800873c:	2200      	movs	r2, #0
 800873e:	2180      	movs	r1, #128	; 0x80
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f004 fead 	bl	800d4a0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2240      	movs	r2, #64	; 0x40
 8008750:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008776:	2b00      	cmp	r3, #0
 8008778:	d009      	beq.n	800878e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	6852      	ldr	r2, [r2, #4]
 8008786:	b2d2      	uxtb	r2, r2
 8008788:	4611      	mov	r1, r2
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	4798      	blx	r3
  }

  return USBD_OK;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3708      	adds	r7, #8
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	460b      	mov	r3, r1
 80087a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	78fa      	ldrb	r2, [r7, #3]
 80087a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2204      	movs	r2, #4
 80087d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80087d4:	2300      	movs	r3, #0
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	370c      	adds	r7, #12
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr

080087e2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80087e2:	b480      	push	{r7}
 80087e4:	b083      	sub	sp, #12
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087f0:	2b04      	cmp	r3, #4
 80087f2:	d105      	bne.n	8008800 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	370c      	adds	r7, #12
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b082      	sub	sp, #8
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800881c:	2b03      	cmp	r3, #3
 800881e:	d10b      	bne.n	8008838 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d005      	beq.n	8008838 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008832:	69db      	ldr	r3, [r3, #28]
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3708      	adds	r7, #8
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
	...

08008844 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800885a:	2b20      	cmp	r3, #32
 800885c:	d004      	beq.n	8008868 <USBD_StdDevReq+0x24>
 800885e:	2b40      	cmp	r3, #64	; 0x40
 8008860:	d002      	beq.n	8008868 <USBD_StdDevReq+0x24>
 8008862:	2b00      	cmp	r3, #0
 8008864:	d008      	beq.n	8008878 <USBD_StdDevReq+0x34>
 8008866:	e04c      	b.n	8008902 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	6839      	ldr	r1, [r7, #0]
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	4798      	blx	r3
      break;
 8008876:	e049      	b.n	800890c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	785b      	ldrb	r3, [r3, #1]
 800887c:	2b09      	cmp	r3, #9
 800887e:	d83a      	bhi.n	80088f6 <USBD_StdDevReq+0xb2>
 8008880:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <USBD_StdDevReq+0x44>)
 8008882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008886:	bf00      	nop
 8008888:	080088d9 	.word	0x080088d9
 800888c:	080088ed 	.word	0x080088ed
 8008890:	080088f7 	.word	0x080088f7
 8008894:	080088e3 	.word	0x080088e3
 8008898:	080088f7 	.word	0x080088f7
 800889c:	080088bb 	.word	0x080088bb
 80088a0:	080088b1 	.word	0x080088b1
 80088a4:	080088f7 	.word	0x080088f7
 80088a8:	080088cf 	.word	0x080088cf
 80088ac:	080088c5 	.word	0x080088c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80088b0:	6839      	ldr	r1, [r7, #0]
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f000 f9d4 	bl	8008c60 <USBD_GetDescriptor>
          break;
 80088b8:	e022      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80088ba:	6839      	ldr	r1, [r7, #0]
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fb61 	bl	8008f84 <USBD_SetAddress>
          break;
 80088c2:	e01d      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80088c4:	6839      	ldr	r1, [r7, #0]
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 fb9e 	bl	8009008 <USBD_SetConfig>
          break;
 80088cc:	e018      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80088ce:	6839      	ldr	r1, [r7, #0]
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fc27 	bl	8009124 <USBD_GetConfig>
          break;
 80088d6:	e013      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80088d8:	6839      	ldr	r1, [r7, #0]
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 fc56 	bl	800918c <USBD_GetStatus>
          break;
 80088e0:	e00e      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80088e2:	6839      	ldr	r1, [r7, #0]
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 fc84 	bl	80091f2 <USBD_SetFeature>
          break;
 80088ea:	e009      	b.n	8008900 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80088ec:	6839      	ldr	r1, [r7, #0]
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 fc93 	bl	800921a <USBD_ClrFeature>
          break;
 80088f4:	e004      	b.n	8008900 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80088f6:	6839      	ldr	r1, [r7, #0]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 fcec 	bl	80092d6 <USBD_CtlError>
          break;
 80088fe:	bf00      	nop
      }
      break;
 8008900:	e004      	b.n	800890c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008902:	6839      	ldr	r1, [r7, #0]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fce6 	bl	80092d6 <USBD_CtlError>
      break;
 800890a:	bf00      	nop
  }

  return ret;
 800890c:	7bfb      	ldrb	r3, [r7, #15]
}
 800890e:	4618      	mov	r0, r3
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop

08008918 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800892e:	2b20      	cmp	r3, #32
 8008930:	d003      	beq.n	800893a <USBD_StdItfReq+0x22>
 8008932:	2b40      	cmp	r3, #64	; 0x40
 8008934:	d001      	beq.n	800893a <USBD_StdItfReq+0x22>
 8008936:	2b00      	cmp	r3, #0
 8008938:	d12a      	bne.n	8008990 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008940:	3b01      	subs	r3, #1
 8008942:	2b02      	cmp	r3, #2
 8008944:	d81d      	bhi.n	8008982 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	889b      	ldrh	r3, [r3, #4]
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b01      	cmp	r3, #1
 800894e:	d813      	bhi.n	8008978 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	6839      	ldr	r1, [r7, #0]
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	4798      	blx	r3
 800895e:	4603      	mov	r3, r0
 8008960:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	88db      	ldrh	r3, [r3, #6]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d110      	bne.n	800898c <USBD_StdItfReq+0x74>
 800896a:	7bfb      	ldrb	r3, [r7, #15]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10d      	bne.n	800898c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fd79 	bl	8009468 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008976:	e009      	b.n	800898c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fcab 	bl	80092d6 <USBD_CtlError>
          break;
 8008980:	e004      	b.n	800898c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 fca6 	bl	80092d6 <USBD_CtlError>
          break;
 800898a:	e000      	b.n	800898e <USBD_StdItfReq+0x76>
          break;
 800898c:	bf00      	nop
      }
      break;
 800898e:	e004      	b.n	800899a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8008990:	6839      	ldr	r1, [r7, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fc9f 	bl	80092d6 <USBD_CtlError>
      break;
 8008998:	bf00      	nop
  }

  return USBD_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	889b      	ldrh	r3, [r3, #4]
 80089b6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089c0:	2b20      	cmp	r3, #32
 80089c2:	d004      	beq.n	80089ce <USBD_StdEPReq+0x2a>
 80089c4:	2b40      	cmp	r3, #64	; 0x40
 80089c6:	d002      	beq.n	80089ce <USBD_StdEPReq+0x2a>
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d008      	beq.n	80089de <USBD_StdEPReq+0x3a>
 80089cc:	e13d      	b.n	8008c4a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	4798      	blx	r3
      break;
 80089dc:	e13a      	b.n	8008c54 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089e6:	2b20      	cmp	r3, #32
 80089e8:	d10a      	bne.n	8008a00 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	6839      	ldr	r1, [r7, #0]
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	4798      	blx	r3
 80089f8:	4603      	mov	r3, r0
 80089fa:	73fb      	strb	r3, [r7, #15]

        return ret;
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	e12a      	b.n	8008c56 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	785b      	ldrb	r3, [r3, #1]
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d03e      	beq.n	8008a86 <USBD_StdEPReq+0xe2>
 8008a08:	2b03      	cmp	r3, #3
 8008a0a:	d002      	beq.n	8008a12 <USBD_StdEPReq+0x6e>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d070      	beq.n	8008af2 <USBD_StdEPReq+0x14e>
 8008a10:	e115      	b.n	8008c3e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d002      	beq.n	8008a22 <USBD_StdEPReq+0x7e>
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d015      	beq.n	8008a4c <USBD_StdEPReq+0xa8>
 8008a20:	e02b      	b.n	8008a7a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a22:	7bbb      	ldrb	r3, [r7, #14]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d00c      	beq.n	8008a42 <USBD_StdEPReq+0x9e>
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b80      	cmp	r3, #128	; 0x80
 8008a2c:	d009      	beq.n	8008a42 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008a2e:	7bbb      	ldrb	r3, [r7, #14]
 8008a30:	4619      	mov	r1, r3
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f004 fda8 	bl	800d588 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008a38:	2180      	movs	r1, #128	; 0x80
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f004 fda4 	bl	800d588 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a40:	e020      	b.n	8008a84 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 fc46 	bl	80092d6 <USBD_CtlError>
              break;
 8008a4a:	e01b      	b.n	8008a84 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	885b      	ldrh	r3, [r3, #2]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d10e      	bne.n	8008a72 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008a54:	7bbb      	ldrb	r3, [r7, #14]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00b      	beq.n	8008a72 <USBD_StdEPReq+0xce>
 8008a5a:	7bbb      	ldrb	r3, [r7, #14]
 8008a5c:	2b80      	cmp	r3, #128	; 0x80
 8008a5e:	d008      	beq.n	8008a72 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	88db      	ldrh	r3, [r3, #6]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d104      	bne.n	8008a72 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008a68:	7bbb      	ldrb	r3, [r7, #14]
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f004 fd8b 	bl	800d588 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fcf8 	bl	8009468 <USBD_CtlSendStatus>

              break;
 8008a78:	e004      	b.n	8008a84 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fc2a 	bl	80092d6 <USBD_CtlError>
              break;
 8008a82:	bf00      	nop
          }
          break;
 8008a84:	e0e0      	b.n	8008c48 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d002      	beq.n	8008a96 <USBD_StdEPReq+0xf2>
 8008a90:	2b03      	cmp	r3, #3
 8008a92:	d015      	beq.n	8008ac0 <USBD_StdEPReq+0x11c>
 8008a94:	e026      	b.n	8008ae4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a96:	7bbb      	ldrb	r3, [r7, #14]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00c      	beq.n	8008ab6 <USBD_StdEPReq+0x112>
 8008a9c:	7bbb      	ldrb	r3, [r7, #14]
 8008a9e:	2b80      	cmp	r3, #128	; 0x80
 8008aa0:	d009      	beq.n	8008ab6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008aa2:	7bbb      	ldrb	r3, [r7, #14]
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f004 fd6e 	bl	800d588 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008aac:	2180      	movs	r1, #128	; 0x80
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f004 fd6a 	bl	800d588 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ab4:	e01c      	b.n	8008af0 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fc0c 	bl	80092d6 <USBD_CtlError>
              break;
 8008abe:	e017      	b.n	8008af0 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	885b      	ldrh	r3, [r3, #2]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d112      	bne.n	8008aee <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ac8:	7bbb      	ldrb	r3, [r7, #14]
 8008aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d004      	beq.n	8008adc <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ad2:	7bbb      	ldrb	r3, [r7, #14]
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f004 fd8c 	bl	800d5f4 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fcc3 	bl	8009468 <USBD_CtlSendStatus>
              }
              break;
 8008ae2:	e004      	b.n	8008aee <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fbf5 	bl	80092d6 <USBD_CtlError>
              break;
 8008aec:	e000      	b.n	8008af0 <USBD_StdEPReq+0x14c>
              break;
 8008aee:	bf00      	nop
          }
          break;
 8008af0:	e0aa      	b.n	8008c48 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d002      	beq.n	8008b02 <USBD_StdEPReq+0x15e>
 8008afc:	2b03      	cmp	r3, #3
 8008afe:	d032      	beq.n	8008b66 <USBD_StdEPReq+0x1c2>
 8008b00:	e097      	b.n	8008c32 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b02:	7bbb      	ldrb	r3, [r7, #14]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d007      	beq.n	8008b18 <USBD_StdEPReq+0x174>
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	2b80      	cmp	r3, #128	; 0x80
 8008b0c:	d004      	beq.n	8008b18 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8008b0e:	6839      	ldr	r1, [r7, #0]
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fbe0 	bl	80092d6 <USBD_CtlError>
                break;
 8008b16:	e091      	b.n	8008c3c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	da0b      	bge.n	8008b38 <USBD_StdEPReq+0x194>
 8008b20:	7bbb      	ldrb	r3, [r7, #14]
 8008b22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008b26:	4613      	mov	r3, r2
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4413      	add	r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	3310      	adds	r3, #16
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	4413      	add	r3, r2
 8008b34:	3304      	adds	r3, #4
 8008b36:	e00b      	b.n	8008b50 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b38:	7bbb      	ldrb	r3, [r7, #14]
 8008b3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b3e:	4613      	mov	r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	4413      	add	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	3304      	adds	r3, #4
 8008b50:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2200      	movs	r2, #0
 8008b56:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fc24 	bl	80093ac <USBD_CtlSendData>
              break;
 8008b64:	e06a      	b.n	8008c3c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008b66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	da11      	bge.n	8008b92 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008b6e:	7bbb      	ldrb	r3, [r7, #14]
 8008b70:	f003 020f 	and.w	r2, r3, #15
 8008b74:	6879      	ldr	r1, [r7, #4]
 8008b76:	4613      	mov	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	440b      	add	r3, r1
 8008b80:	3318      	adds	r3, #24
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d117      	bne.n	8008bb8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008b88:	6839      	ldr	r1, [r7, #0]
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fba3 	bl	80092d6 <USBD_CtlError>
                  break;
 8008b90:	e054      	b.n	8008c3c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b92:	7bbb      	ldrb	r3, [r7, #14]
 8008b94:	f003 020f 	and.w	r2, r3, #15
 8008b98:	6879      	ldr	r1, [r7, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4413      	add	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	440b      	add	r3, r1
 8008ba4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d104      	bne.n	8008bb8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fb90 	bl	80092d6 <USBD_CtlError>
                  break;
 8008bb6:	e041      	b.n	8008c3c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	da0b      	bge.n	8008bd8 <USBD_StdEPReq+0x234>
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
 8008bc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bc6:	4613      	mov	r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	4413      	add	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	3310      	adds	r3, #16
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	3304      	adds	r3, #4
 8008bd6:	e00b      	b.n	8008bf0 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008bd8:	7bbb      	ldrb	r3, [r7, #14]
 8008bda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bde:	4613      	mov	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4413      	add	r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	4413      	add	r3, r2
 8008bee:	3304      	adds	r3, #4
 8008bf0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008bf2:	7bbb      	ldrb	r3, [r7, #14]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <USBD_StdEPReq+0x25a>
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	2b80      	cmp	r3, #128	; 0x80
 8008bfc:	d103      	bne.n	8008c06 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	2200      	movs	r2, #0
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	e00e      	b.n	8008c24 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008c06:	7bbb      	ldrb	r3, [r7, #14]
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f004 fd28 	bl	800d660 <USBD_LL_IsStallEP>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]
 8008c1c:	e002      	b.n	8008c24 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2202      	movs	r2, #2
 8008c28:	4619      	mov	r1, r3
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 fbbe 	bl	80093ac <USBD_CtlSendData>
              break;
 8008c30:	e004      	b.n	8008c3c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8008c32:	6839      	ldr	r1, [r7, #0]
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fb4e 	bl	80092d6 <USBD_CtlError>
              break;
 8008c3a:	bf00      	nop
          }
          break;
 8008c3c:	e004      	b.n	8008c48 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 fb48 	bl	80092d6 <USBD_CtlError>
          break;
 8008c46:	bf00      	nop
      }
      break;
 8008c48:	e004      	b.n	8008c54 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 fb42 	bl	80092d6 <USBD_CtlError>
      break;
 8008c52:	bf00      	nop
  }

  return ret;
 8008c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
	...

08008c60 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008c72:	2300      	movs	r3, #0
 8008c74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	885b      	ldrh	r3, [r3, #2]
 8008c7a:	0a1b      	lsrs	r3, r3, #8
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	2b0e      	cmp	r3, #14
 8008c82:	f200 8152 	bhi.w	8008f2a <USBD_GetDescriptor+0x2ca>
 8008c86:	a201      	add	r2, pc, #4	; (adr r2, 8008c8c <USBD_GetDescriptor+0x2c>)
 8008c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c8c:	08008cfd 	.word	0x08008cfd
 8008c90:	08008d15 	.word	0x08008d15
 8008c94:	08008d55 	.word	0x08008d55
 8008c98:	08008f2b 	.word	0x08008f2b
 8008c9c:	08008f2b 	.word	0x08008f2b
 8008ca0:	08008ecb 	.word	0x08008ecb
 8008ca4:	08008ef7 	.word	0x08008ef7
 8008ca8:	08008f2b 	.word	0x08008f2b
 8008cac:	08008f2b 	.word	0x08008f2b
 8008cb0:	08008f2b 	.word	0x08008f2b
 8008cb4:	08008f2b 	.word	0x08008f2b
 8008cb8:	08008f2b 	.word	0x08008f2b
 8008cbc:	08008f2b 	.word	0x08008f2b
 8008cc0:	08008f2b 	.word	0x08008f2b
 8008cc4:	08008cc9 	.word	0x08008cc9
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00b      	beq.n	8008cec <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cda:	69db      	ldr	r3, [r3, #28]
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	7c12      	ldrb	r2, [r2, #16]
 8008ce0:	f107 0108 	add.w	r1, r7, #8
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	4798      	blx	r3
 8008ce8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cea:	e126      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 faf1 	bl	80092d6 <USBD_CtlError>
        err++;
 8008cf4:	7afb      	ldrb	r3, [r7, #11]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	72fb      	strb	r3, [r7, #11]
      break;
 8008cfa:	e11e      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	7c12      	ldrb	r2, [r2, #16]
 8008d08:	f107 0108 	add.w	r1, r7, #8
 8008d0c:	4610      	mov	r0, r2
 8008d0e:	4798      	blx	r3
 8008d10:	60f8      	str	r0, [r7, #12]
      break;
 8008d12:	e112      	b.n	8008f3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	7c1b      	ldrb	r3, [r3, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10d      	bne.n	8008d38 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d24:	f107 0208 	add.w	r2, r7, #8
 8008d28:	4610      	mov	r0, r2
 8008d2a:	4798      	blx	r3
 8008d2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	3301      	adds	r3, #1
 8008d32:	2202      	movs	r2, #2
 8008d34:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008d36:	e100      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d40:	f107 0208 	add.w	r2, r7, #8
 8008d44:	4610      	mov	r0, r2
 8008d46:	4798      	blx	r3
 8008d48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	2202      	movs	r2, #2
 8008d50:	701a      	strb	r2, [r3, #0]
      break;
 8008d52:	e0f2      	b.n	8008f3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	885b      	ldrh	r3, [r3, #2]
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b05      	cmp	r3, #5
 8008d5c:	f200 80ac 	bhi.w	8008eb8 <USBD_GetDescriptor+0x258>
 8008d60:	a201      	add	r2, pc, #4	; (adr r2, 8008d68 <USBD_GetDescriptor+0x108>)
 8008d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d66:	bf00      	nop
 8008d68:	08008d81 	.word	0x08008d81
 8008d6c:	08008db5 	.word	0x08008db5
 8008d70:	08008de9 	.word	0x08008de9
 8008d74:	08008e1d 	.word	0x08008e1d
 8008d78:	08008e51 	.word	0x08008e51
 8008d7c:	08008e85 	.word	0x08008e85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00b      	beq.n	8008da4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	7c12      	ldrb	r2, [r2, #16]
 8008d98:	f107 0108 	add.w	r1, r7, #8
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	4798      	blx	r3
 8008da0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008da2:	e091      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008da4:	6839      	ldr	r1, [r7, #0]
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fa95 	bl	80092d6 <USBD_CtlError>
            err++;
 8008dac:	7afb      	ldrb	r3, [r7, #11]
 8008dae:	3301      	adds	r3, #1
 8008db0:	72fb      	strb	r3, [r7, #11]
          break;
 8008db2:	e089      	b.n	8008ec8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d00b      	beq.n	8008dd8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	7c12      	ldrb	r2, [r2, #16]
 8008dcc:	f107 0108 	add.w	r1, r7, #8
 8008dd0:	4610      	mov	r0, r2
 8008dd2:	4798      	blx	r3
 8008dd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dd6:	e077      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008dd8:	6839      	ldr	r1, [r7, #0]
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fa7b 	bl	80092d6 <USBD_CtlError>
            err++;
 8008de0:	7afb      	ldrb	r3, [r7, #11]
 8008de2:	3301      	adds	r3, #1
 8008de4:	72fb      	strb	r3, [r7, #11]
          break;
 8008de6:	e06f      	b.n	8008ec8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d00b      	beq.n	8008e0c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	7c12      	ldrb	r2, [r2, #16]
 8008e00:	f107 0108 	add.w	r1, r7, #8
 8008e04:	4610      	mov	r0, r2
 8008e06:	4798      	blx	r3
 8008e08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e0a:	e05d      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e0c:	6839      	ldr	r1, [r7, #0]
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 fa61 	bl	80092d6 <USBD_CtlError>
            err++;
 8008e14:	7afb      	ldrb	r3, [r7, #11]
 8008e16:	3301      	adds	r3, #1
 8008e18:	72fb      	strb	r3, [r7, #11]
          break;
 8008e1a:	e055      	b.n	8008ec8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e22:	691b      	ldr	r3, [r3, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00b      	beq.n	8008e40 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	7c12      	ldrb	r2, [r2, #16]
 8008e34:	f107 0108 	add.w	r1, r7, #8
 8008e38:	4610      	mov	r0, r2
 8008e3a:	4798      	blx	r3
 8008e3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e3e:	e043      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e40:	6839      	ldr	r1, [r7, #0]
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 fa47 	bl	80092d6 <USBD_CtlError>
            err++;
 8008e48:	7afb      	ldrb	r3, [r7, #11]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	72fb      	strb	r3, [r7, #11]
          break;
 8008e4e:	e03b      	b.n	8008ec8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e56:	695b      	ldr	r3, [r3, #20]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00b      	beq.n	8008e74 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e62:	695b      	ldr	r3, [r3, #20]
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	7c12      	ldrb	r2, [r2, #16]
 8008e68:	f107 0108 	add.w	r1, r7, #8
 8008e6c:	4610      	mov	r0, r2
 8008e6e:	4798      	blx	r3
 8008e70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e72:	e029      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e74:	6839      	ldr	r1, [r7, #0]
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fa2d 	bl	80092d6 <USBD_CtlError>
            err++;
 8008e7c:	7afb      	ldrb	r3, [r7, #11]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	72fb      	strb	r3, [r7, #11]
          break;
 8008e82:	e021      	b.n	8008ec8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e8a:	699b      	ldr	r3, [r3, #24]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d00b      	beq.n	8008ea8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e96:	699b      	ldr	r3, [r3, #24]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	7c12      	ldrb	r2, [r2, #16]
 8008e9c:	f107 0108 	add.w	r1, r7, #8
 8008ea0:	4610      	mov	r0, r2
 8008ea2:	4798      	blx	r3
 8008ea4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ea6:	e00f      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fa13 	bl	80092d6 <USBD_CtlError>
            err++;
 8008eb0:	7afb      	ldrb	r3, [r7, #11]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	72fb      	strb	r3, [r7, #11]
          break;
 8008eb6:	e007      	b.n	8008ec8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008eb8:	6839      	ldr	r1, [r7, #0]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fa0b 	bl	80092d6 <USBD_CtlError>
          err++;
 8008ec0:	7afb      	ldrb	r3, [r7, #11]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008ec6:	e038      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
 8008ec8:	e037      	b.n	8008f3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	7c1b      	ldrb	r3, [r3, #16]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d109      	bne.n	8008ee6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eda:	f107 0208 	add.w	r2, r7, #8
 8008ede:	4610      	mov	r0, r2
 8008ee0:	4798      	blx	r3
 8008ee2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ee4:	e029      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008ee6:	6839      	ldr	r1, [r7, #0]
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 f9f4 	bl	80092d6 <USBD_CtlError>
        err++;
 8008eee:	7afb      	ldrb	r3, [r7, #11]
 8008ef0:	3301      	adds	r3, #1
 8008ef2:	72fb      	strb	r3, [r7, #11]
      break;
 8008ef4:	e021      	b.n	8008f3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	7c1b      	ldrb	r3, [r3, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10d      	bne.n	8008f1a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f06:	f107 0208 	add.w	r2, r7, #8
 8008f0a:	4610      	mov	r0, r2
 8008f0c:	4798      	blx	r3
 8008f0e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	3301      	adds	r3, #1
 8008f14:	2207      	movs	r2, #7
 8008f16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f18:	e00f      	b.n	8008f3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008f1a:	6839      	ldr	r1, [r7, #0]
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f9da 	bl	80092d6 <USBD_CtlError>
        err++;
 8008f22:	7afb      	ldrb	r3, [r7, #11]
 8008f24:	3301      	adds	r3, #1
 8008f26:	72fb      	strb	r3, [r7, #11]
      break;
 8008f28:	e007      	b.n	8008f3a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008f2a:	6839      	ldr	r1, [r7, #0]
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f9d2 	bl	80092d6 <USBD_CtlError>
      err++;
 8008f32:	7afb      	ldrb	r3, [r7, #11]
 8008f34:	3301      	adds	r3, #1
 8008f36:	72fb      	strb	r3, [r7, #11]
      break;
 8008f38:	bf00      	nop
  }

  if (err != 0U)
 8008f3a:	7afb      	ldrb	r3, [r7, #11]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d11c      	bne.n	8008f7a <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008f40:	893b      	ldrh	r3, [r7, #8]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d011      	beq.n	8008f6a <USBD_GetDescriptor+0x30a>
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	88db      	ldrh	r3, [r3, #6]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d00d      	beq.n	8008f6a <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	88da      	ldrh	r2, [r3, #6]
 8008f52:	893b      	ldrh	r3, [r7, #8]
 8008f54:	4293      	cmp	r3, r2
 8008f56:	bf28      	it	cs
 8008f58:	4613      	movcs	r3, r2
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008f5e:	893b      	ldrh	r3, [r7, #8]
 8008f60:	461a      	mov	r2, r3
 8008f62:	68f9      	ldr	r1, [r7, #12]
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 fa21 	bl	80093ac <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	88db      	ldrh	r3, [r3, #6]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d104      	bne.n	8008f7c <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 fa78 	bl	8009468 <USBD_CtlSendStatus>
 8008f78:	e000      	b.n	8008f7c <USBD_GetDescriptor+0x31c>
    return;
 8008f7a:	bf00      	nop
    }
  }
}
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop

08008f84 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	889b      	ldrh	r3, [r3, #4]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d130      	bne.n	8008ff8 <USBD_SetAddress+0x74>
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	88db      	ldrh	r3, [r3, #6]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d12c      	bne.n	8008ff8 <USBD_SetAddress+0x74>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	885b      	ldrh	r3, [r3, #2]
 8008fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8008fa4:	d828      	bhi.n	8008ff8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	885b      	ldrh	r3, [r3, #2]
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fb8:	2b03      	cmp	r3, #3
 8008fba:	d104      	bne.n	8008fc6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008fbc:	6839      	ldr	r1, [r7, #0]
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f989 	bl	80092d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fc4:	e01c      	b.n	8009000 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	7bfa      	ldrb	r2, [r7, #15]
 8008fca:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008fce:	7bfb      	ldrb	r3, [r7, #15]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f004 fb6a 	bl	800d6ac <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fa45 	bl	8009468 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d004      	beq.n	8008fee <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2202      	movs	r2, #2
 8008fe8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fec:	e008      	b.n	8009000 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ff6:	e003      	b.n	8009000 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008ff8:	6839      	ldr	r1, [r7, #0]
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 f96b 	bl	80092d6 <USBD_CtlError>
  }
}
 8009000:	bf00      	nop
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b082      	sub	sp, #8
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	885b      	ldrh	r3, [r3, #2]
 8009016:	b2da      	uxtb	r2, r3
 8009018:	4b41      	ldr	r3, [pc, #260]	; (8009120 <USBD_SetConfig+0x118>)
 800901a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800901c:	4b40      	ldr	r3, [pc, #256]	; (8009120 <USBD_SetConfig+0x118>)
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	2b01      	cmp	r3, #1
 8009022:	d904      	bls.n	800902e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009024:	6839      	ldr	r1, [r7, #0]
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f955 	bl	80092d6 <USBD_CtlError>
 800902c:	e075      	b.n	800911a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009034:	2b02      	cmp	r3, #2
 8009036:	d002      	beq.n	800903e <USBD_SetConfig+0x36>
 8009038:	2b03      	cmp	r3, #3
 800903a:	d023      	beq.n	8009084 <USBD_SetConfig+0x7c>
 800903c:	e062      	b.n	8009104 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800903e:	4b38      	ldr	r3, [pc, #224]	; (8009120 <USBD_SetConfig+0x118>)
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d01a      	beq.n	800907c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009046:	4b36      	ldr	r3, [pc, #216]	; (8009120 <USBD_SetConfig+0x118>)
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2203      	movs	r2, #3
 8009054:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009058:	4b31      	ldr	r3, [pc, #196]	; (8009120 <USBD_SetConfig+0x118>)
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	4619      	mov	r1, r3
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f7ff f9c6 	bl	80083f0 <USBD_SetClassConfig>
 8009064:	4603      	mov	r3, r0
 8009066:	2b02      	cmp	r3, #2
 8009068:	d104      	bne.n	8009074 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800906a:	6839      	ldr	r1, [r7, #0]
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 f932 	bl	80092d6 <USBD_CtlError>
            return;
 8009072:	e052      	b.n	800911a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 f9f7 	bl	8009468 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800907a:	e04e      	b.n	800911a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f9f3 	bl	8009468 <USBD_CtlSendStatus>
        break;
 8009082:	e04a      	b.n	800911a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009084:	4b26      	ldr	r3, [pc, #152]	; (8009120 <USBD_SetConfig+0x118>)
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d112      	bne.n	80090b2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009094:	4b22      	ldr	r3, [pc, #136]	; (8009120 <USBD_SetConfig+0x118>)
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	461a      	mov	r2, r3
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800909e:	4b20      	ldr	r3, [pc, #128]	; (8009120 <USBD_SetConfig+0x118>)
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	4619      	mov	r1, r3
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f7ff f9c2 	bl	800842e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 f9dc 	bl	8009468 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80090b0:	e033      	b.n	800911a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80090b2:	4b1b      	ldr	r3, [pc, #108]	; (8009120 <USBD_SetConfig+0x118>)
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d01d      	beq.n	80090fc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7ff f9b0 	bl	800842e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80090ce:	4b14      	ldr	r3, [pc, #80]	; (8009120 <USBD_SetConfig+0x118>)
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	461a      	mov	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80090d8:	4b11      	ldr	r3, [pc, #68]	; (8009120 <USBD_SetConfig+0x118>)
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f7ff f986 	bl	80083f0 <USBD_SetClassConfig>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d104      	bne.n	80090f4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f8f2 	bl	80092d6 <USBD_CtlError>
            return;
 80090f2:	e012      	b.n	800911a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f000 f9b7 	bl	8009468 <USBD_CtlSendStatus>
        break;
 80090fa:	e00e      	b.n	800911a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 f9b3 	bl	8009468 <USBD_CtlSendStatus>
        break;
 8009102:	e00a      	b.n	800911a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009104:	6839      	ldr	r1, [r7, #0]
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f8e5 	bl	80092d6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800910c:	4b04      	ldr	r3, [pc, #16]	; (8009120 <USBD_SetConfig+0x118>)
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	4619      	mov	r1, r3
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7ff f98b 	bl	800842e <USBD_ClrClassConfig>
        break;
 8009118:	bf00      	nop
    }
  }
}
 800911a:	3708      	adds	r7, #8
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20000214 	.word	0x20000214

08009124 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	88db      	ldrh	r3, [r3, #6]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d004      	beq.n	8009140 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009136:	6839      	ldr	r1, [r7, #0]
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 f8cc 	bl	80092d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800913e:	e021      	b.n	8009184 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009146:	2b01      	cmp	r3, #1
 8009148:	db17      	blt.n	800917a <USBD_GetConfig+0x56>
 800914a:	2b02      	cmp	r3, #2
 800914c:	dd02      	ble.n	8009154 <USBD_GetConfig+0x30>
 800914e:	2b03      	cmp	r3, #3
 8009150:	d00b      	beq.n	800916a <USBD_GetConfig+0x46>
 8009152:	e012      	b.n	800917a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	3308      	adds	r3, #8
 800915e:	2201      	movs	r2, #1
 8009160:	4619      	mov	r1, r3
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f922 	bl	80093ac <USBD_CtlSendData>
        break;
 8009168:	e00c      	b.n	8009184 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	3304      	adds	r3, #4
 800916e:	2201      	movs	r2, #1
 8009170:	4619      	mov	r1, r3
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f91a 	bl	80093ac <USBD_CtlSendData>
        break;
 8009178:	e004      	b.n	8009184 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800917a:	6839      	ldr	r1, [r7, #0]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f8aa 	bl	80092d6 <USBD_CtlError>
        break;
 8009182:	bf00      	nop
}
 8009184:	bf00      	nop
 8009186:	3708      	adds	r7, #8
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800919c:	3b01      	subs	r3, #1
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d81e      	bhi.n	80091e0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	88db      	ldrh	r3, [r3, #6]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d004      	beq.n	80091b4 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80091aa:	6839      	ldr	r1, [r7, #0]
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 f892 	bl	80092d6 <USBD_CtlError>
        break;
 80091b2:	e01a      	b.n	80091ea <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d005      	beq.n	80091d0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	f043 0202 	orr.w	r2, r3, #2
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	330c      	adds	r3, #12
 80091d4:	2202      	movs	r2, #2
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 f8e7 	bl	80093ac <USBD_CtlSendData>
      break;
 80091de:	e004      	b.n	80091ea <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80091e0:	6839      	ldr	r1, [r7, #0]
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 f877 	bl	80092d6 <USBD_CtlError>
      break;
 80091e8:	bf00      	nop
  }
}
 80091ea:	bf00      	nop
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	885b      	ldrh	r3, [r3, #2]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d106      	bne.n	8009212 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 f92b 	bl	8009468 <USBD_CtlSendStatus>
  }
}
 8009212:	bf00      	nop
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
 8009222:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922a:	3b01      	subs	r3, #1
 800922c:	2b02      	cmp	r3, #2
 800922e:	d80b      	bhi.n	8009248 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	885b      	ldrh	r3, [r3, #2]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d10c      	bne.n	8009252 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f911 	bl	8009468 <USBD_CtlSendStatus>
      }
      break;
 8009246:	e004      	b.n	8009252 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 f843 	bl	80092d6 <USBD_CtlError>
      break;
 8009250:	e000      	b.n	8009254 <USBD_ClrFeature+0x3a>
      break;
 8009252:	bf00      	nop
  }
}
 8009254:	bf00      	nop
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	781a      	ldrb	r2, [r3, #0]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	785a      	ldrb	r2, [r3, #1]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	3302      	adds	r3, #2
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	b29a      	uxth	r2, r3
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	3303      	adds	r3, #3
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	b29b      	uxth	r3, r3
 8009286:	021b      	lsls	r3, r3, #8
 8009288:	b29b      	uxth	r3, r3
 800928a:	4413      	add	r3, r2
 800928c:	b29a      	uxth	r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	3304      	adds	r3, #4
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	b29a      	uxth	r2, r3
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	3305      	adds	r3, #5
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	021b      	lsls	r3, r3, #8
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	4413      	add	r3, r2
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	3306      	adds	r3, #6
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	b29a      	uxth	r2, r3
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	3307      	adds	r3, #7
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	b29b      	uxth	r3, r3
 80092be:	021b      	lsls	r3, r3, #8
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	4413      	add	r3, r2
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	80da      	strh	r2, [r3, #6]

}
 80092ca:	bf00      	nop
 80092cc:	370c      	adds	r7, #12
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr

080092d6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b082      	sub	sp, #8
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80092e0:	2180      	movs	r1, #128	; 0x80
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f004 f950 	bl	800d588 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80092e8:	2100      	movs	r1, #0
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f004 f94c 	bl	800d588 <USBD_LL_StallEP>
}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b086      	sub	sp, #24
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	60f8      	str	r0, [r7, #12]
 8009300:	60b9      	str	r1, [r7, #8]
 8009302:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009304:	2300      	movs	r3, #0
 8009306:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d032      	beq.n	8009374 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f000 f834 	bl	800937c <USBD_GetLen>
 8009314:	4603      	mov	r3, r0
 8009316:	3301      	adds	r3, #1
 8009318:	b29b      	uxth	r3, r3
 800931a:	005b      	lsls	r3, r3, #1
 800931c:	b29a      	uxth	r2, r3
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009322:	7dfb      	ldrb	r3, [r7, #23]
 8009324:	1c5a      	adds	r2, r3, #1
 8009326:	75fa      	strb	r2, [r7, #23]
 8009328:	461a      	mov	r2, r3
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	4413      	add	r3, r2
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	7812      	ldrb	r2, [r2, #0]
 8009332:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009334:	7dfb      	ldrb	r3, [r7, #23]
 8009336:	1c5a      	adds	r2, r3, #1
 8009338:	75fa      	strb	r2, [r7, #23]
 800933a:	461a      	mov	r2, r3
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	4413      	add	r3, r2
 8009340:	2203      	movs	r2, #3
 8009342:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009344:	e012      	b.n	800936c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	1c5a      	adds	r2, r3, #1
 800934a:	60fa      	str	r2, [r7, #12]
 800934c:	7dfa      	ldrb	r2, [r7, #23]
 800934e:	1c51      	adds	r1, r2, #1
 8009350:	75f9      	strb	r1, [r7, #23]
 8009352:	4611      	mov	r1, r2
 8009354:	68ba      	ldr	r2, [r7, #8]
 8009356:	440a      	add	r2, r1
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800935c:	7dfb      	ldrb	r3, [r7, #23]
 800935e:	1c5a      	adds	r2, r3, #1
 8009360:	75fa      	strb	r2, [r7, #23]
 8009362:	461a      	mov	r2, r3
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	4413      	add	r3, r2
 8009368:	2200      	movs	r2, #0
 800936a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d1e8      	bne.n	8009346 <USBD_GetString+0x4e>
    }
  }
}
 8009374:	bf00      	nop
 8009376:	3718      	adds	r7, #24
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009384:	2300      	movs	r3, #0
 8009386:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009388:	e005      	b.n	8009396 <USBD_GetLen+0x1a>
  {
    len++;
 800938a:	7bfb      	ldrb	r3, [r7, #15]
 800938c:	3301      	adds	r3, #1
 800938e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	3301      	adds	r3, #1
 8009394:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1f5      	bne.n	800938a <USBD_GetLen+0xe>
  }

  return len;
 800939e:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3714      	adds	r7, #20
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	60b9      	str	r1, [r7, #8]
 80093b6:	4613      	mov	r3, r2
 80093b8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2202      	movs	r2, #2
 80093be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80093c2:	88fa      	ldrh	r2, [r7, #6]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80093c8:	88fa      	ldrh	r2, [r7, #6]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80093ce:	88fb      	ldrh	r3, [r7, #6]
 80093d0:	68ba      	ldr	r2, [r7, #8]
 80093d2:	2100      	movs	r1, #0
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f004 f99f 	bl	800d718 <USBD_LL_Transmit>

  return USBD_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b084      	sub	sp, #16
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	4613      	mov	r3, r2
 80093f0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80093f2:	88fb      	ldrh	r3, [r7, #6]
 80093f4:	68ba      	ldr	r2, [r7, #8]
 80093f6:	2100      	movs	r1, #0
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f004 f98d 	bl	800d718 <USBD_LL_Transmit>

  return USBD_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3710      	adds	r7, #16
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	60f8      	str	r0, [r7, #12]
 8009410:	60b9      	str	r1, [r7, #8]
 8009412:	4613      	mov	r3, r2
 8009414:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2203      	movs	r2, #3
 800941a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800941e:	88fa      	ldrh	r2, [r7, #6]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009426:	88fa      	ldrh	r2, [r7, #6]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800942e:	88fb      	ldrh	r3, [r7, #6]
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	2100      	movs	r1, #0
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f004 f9a9 	bl	800d78c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	4613      	mov	r3, r2
 8009450:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009452:	88fb      	ldrh	r3, [r7, #6]
 8009454:	68ba      	ldr	r2, [r7, #8]
 8009456:	2100      	movs	r1, #0
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f004 f997 	bl	800d78c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	3710      	adds	r7, #16
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2204      	movs	r2, #4
 8009474:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009478:	2300      	movs	r3, #0
 800947a:	2200      	movs	r2, #0
 800947c:	2100      	movs	r1, #0
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f004 f94a 	bl	800d718 <USBD_LL_Transmit>

  return USBD_OK;
 8009484:	2300      	movs	r3, #0
}
 8009486:	4618      	mov	r0, r3
 8009488:	3708      	adds	r7, #8
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}

0800948e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800948e:	b580      	push	{r7, lr}
 8009490:	b082      	sub	sp, #8
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2205      	movs	r2, #5
 800949a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800949e:	2300      	movs	r3, #0
 80094a0:	2200      	movs	r2, #0
 80094a2:	2100      	movs	r1, #0
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f004 f971 	bl	800d78c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80094b4:	b480      	push	{r7}
 80094b6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80094b8:	bf00      	nop
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
	...

080094c4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80094c4:	b480      	push	{r7}
 80094c6:	b085      	sub	sp, #20
 80094c8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094ca:	f3ef 8305 	mrs	r3, IPSR
 80094ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80094d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10f      	bne.n	80094f6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094d6:	f3ef 8310 	mrs	r3, PRIMASK
 80094da:	607b      	str	r3, [r7, #4]
  return(result);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d105      	bne.n	80094ee <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80094e2:	f3ef 8311 	mrs	r3, BASEPRI
 80094e6:	603b      	str	r3, [r7, #0]
  return(result);
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d007      	beq.n	80094fe <osKernelInitialize+0x3a>
 80094ee:	4b0e      	ldr	r3, [pc, #56]	; (8009528 <osKernelInitialize+0x64>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	d103      	bne.n	80094fe <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80094f6:	f06f 0305 	mvn.w	r3, #5
 80094fa:	60fb      	str	r3, [r7, #12]
 80094fc:	e00c      	b.n	8009518 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80094fe:	4b0a      	ldr	r3, [pc, #40]	; (8009528 <osKernelInitialize+0x64>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d105      	bne.n	8009512 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009506:	4b08      	ldr	r3, [pc, #32]	; (8009528 <osKernelInitialize+0x64>)
 8009508:	2201      	movs	r2, #1
 800950a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800950c:	2300      	movs	r3, #0
 800950e:	60fb      	str	r3, [r7, #12]
 8009510:	e002      	b.n	8009518 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009512:	f04f 33ff 	mov.w	r3, #4294967295
 8009516:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009518:	68fb      	ldr	r3, [r7, #12]
}
 800951a:	4618      	mov	r0, r3
 800951c:	3714      	adds	r7, #20
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	20000218 	.word	0x20000218

0800952c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009532:	f3ef 8305 	mrs	r3, IPSR
 8009536:	60bb      	str	r3, [r7, #8]
  return(result);
 8009538:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800953a:	2b00      	cmp	r3, #0
 800953c:	d10f      	bne.n	800955e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800953e:	f3ef 8310 	mrs	r3, PRIMASK
 8009542:	607b      	str	r3, [r7, #4]
  return(result);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d105      	bne.n	8009556 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800954a:	f3ef 8311 	mrs	r3, BASEPRI
 800954e:	603b      	str	r3, [r7, #0]
  return(result);
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d007      	beq.n	8009566 <osKernelStart+0x3a>
 8009556:	4b0f      	ldr	r3, [pc, #60]	; (8009594 <osKernelStart+0x68>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b02      	cmp	r3, #2
 800955c:	d103      	bne.n	8009566 <osKernelStart+0x3a>
    stat = osErrorISR;
 800955e:	f06f 0305 	mvn.w	r3, #5
 8009562:	60fb      	str	r3, [r7, #12]
 8009564:	e010      	b.n	8009588 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009566:	4b0b      	ldr	r3, [pc, #44]	; (8009594 <osKernelStart+0x68>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d109      	bne.n	8009582 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800956e:	f7ff ffa1 	bl	80094b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009572:	4b08      	ldr	r3, [pc, #32]	; (8009594 <osKernelStart+0x68>)
 8009574:	2202      	movs	r2, #2
 8009576:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009578:	f001 fea2 	bl	800b2c0 <vTaskStartScheduler>
      stat = osOK;
 800957c:	2300      	movs	r3, #0
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	e002      	b.n	8009588 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8009582:	f04f 33ff 	mov.w	r3, #4294967295
 8009586:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009588:	68fb      	ldr	r3, [r7, #12]
}
 800958a:	4618      	mov	r0, r3
 800958c:	3710      	adds	r7, #16
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}
 8009592:	bf00      	nop
 8009594:	20000218 	.word	0x20000218

08009598 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800959e:	f3ef 8305 	mrs	r3, IPSR
 80095a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80095a4:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10f      	bne.n	80095ca <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095aa:	f3ef 8310 	mrs	r3, PRIMASK
 80095ae:	607b      	str	r3, [r7, #4]
  return(result);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d105      	bne.n	80095c2 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80095b6:	f3ef 8311 	mrs	r3, BASEPRI
 80095ba:	603b      	str	r3, [r7, #0]
  return(result);
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d007      	beq.n	80095d2 <osKernelGetTickCount+0x3a>
 80095c2:	4b08      	ldr	r3, [pc, #32]	; (80095e4 <osKernelGetTickCount+0x4c>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	2b02      	cmp	r3, #2
 80095c8:	d103      	bne.n	80095d2 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80095ca:	f001 ff97 	bl	800b4fc <xTaskGetTickCountFromISR>
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	e002      	b.n	80095d8 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80095d2:	f001 ff83 	bl	800b4dc <xTaskGetTickCount>
 80095d6:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80095d8:	68fb      	ldr	r3, [r7, #12]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20000218 	.word	0x20000218

080095e8 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 80095e8:	b480      	push	{r7}
 80095ea:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 80095ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
	...

080095fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b090      	sub	sp, #64	; 0x40
 8009600:	af04      	add	r7, sp, #16
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009608:	2300      	movs	r3, #0
 800960a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800960c:	f3ef 8305 	mrs	r3, IPSR
 8009610:	61fb      	str	r3, [r7, #28]
  return(result);
 8009612:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8009614:	2b00      	cmp	r3, #0
 8009616:	f040 808f 	bne.w	8009738 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800961a:	f3ef 8310 	mrs	r3, PRIMASK
 800961e:	61bb      	str	r3, [r7, #24]
  return(result);
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d105      	bne.n	8009632 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009626:	f3ef 8311 	mrs	r3, BASEPRI
 800962a:	617b      	str	r3, [r7, #20]
  return(result);
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d003      	beq.n	800963a <osThreadNew+0x3e>
 8009632:	4b44      	ldr	r3, [pc, #272]	; (8009744 <osThreadNew+0x148>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b02      	cmp	r3, #2
 8009638:	d07e      	beq.n	8009738 <osThreadNew+0x13c>
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d07b      	beq.n	8009738 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8009640:	2380      	movs	r3, #128	; 0x80
 8009642:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8009644:	2318      	movs	r3, #24
 8009646:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8009648:	2300      	movs	r3, #0
 800964a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800964c:	f04f 33ff 	mov.w	r3, #4294967295
 8009650:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d045      	beq.n	80096e4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d002      	beq.n	8009666 <osThreadNew+0x6a>
        name = attr->name;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	699b      	ldr	r3, [r3, #24]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d002      	beq.n	8009674 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	699b      	ldr	r3, [r3, #24]
 8009672:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009676:	2b00      	cmp	r3, #0
 8009678:	d008      	beq.n	800968c <osThreadNew+0x90>
 800967a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967c:	2b38      	cmp	r3, #56	; 0x38
 800967e:	d805      	bhi.n	800968c <osThreadNew+0x90>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f003 0301 	and.w	r3, r3, #1
 8009688:	2b00      	cmp	r3, #0
 800968a:	d001      	beq.n	8009690 <osThreadNew+0x94>
        return (NULL);
 800968c:	2300      	movs	r3, #0
 800968e:	e054      	b.n	800973a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	695b      	ldr	r3, [r3, #20]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d003      	beq.n	80096a0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	695b      	ldr	r3, [r3, #20]
 800969c:	089b      	lsrs	r3, r3, #2
 800969e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00e      	beq.n	80096c6 <osThreadNew+0xca>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	2b5b      	cmp	r3, #91	; 0x5b
 80096ae:	d90a      	bls.n	80096c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d006      	beq.n	80096c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	695b      	ldr	r3, [r3, #20]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <osThreadNew+0xca>
        mem = 1;
 80096c0:	2301      	movs	r3, #1
 80096c2:	623b      	str	r3, [r7, #32]
 80096c4:	e010      	b.n	80096e8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10c      	bne.n	80096e8 <osThreadNew+0xec>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d108      	bne.n	80096e8 <osThreadNew+0xec>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d104      	bne.n	80096e8 <osThreadNew+0xec>
          mem = 0;
 80096de:	2300      	movs	r3, #0
 80096e0:	623b      	str	r3, [r7, #32]
 80096e2:	e001      	b.n	80096e8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80096e4:	2300      	movs	r3, #0
 80096e6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80096e8:	6a3b      	ldr	r3, [r7, #32]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d110      	bne.n	8009710 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80096f6:	9202      	str	r2, [sp, #8]
 80096f8:	9301      	str	r3, [sp, #4]
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	9300      	str	r3, [sp, #0]
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009702:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f001 fb8f 	bl	800ae28 <xTaskCreateStatic>
 800970a:	4603      	mov	r3, r0
 800970c:	613b      	str	r3, [r7, #16]
 800970e:	e013      	b.n	8009738 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8009710:	6a3b      	ldr	r3, [r7, #32]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d110      	bne.n	8009738 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009718:	b29a      	uxth	r2, r3
 800971a:	f107 0310 	add.w	r3, r7, #16
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009722:	9300      	str	r3, [sp, #0]
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f001 fbd7 	bl	800aedc <xTaskCreate>
 800972e:	4603      	mov	r3, r0
 8009730:	2b01      	cmp	r3, #1
 8009732:	d001      	beq.n	8009738 <osThreadNew+0x13c>
          hTask = NULL;
 8009734:	2300      	movs	r3, #0
 8009736:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009738:	693b      	ldr	r3, [r7, #16]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3730      	adds	r7, #48	; 0x30
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	20000218 	.word	0x20000218

08009748 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009750:	f3ef 8305 	mrs	r3, IPSR
 8009754:	613b      	str	r3, [r7, #16]
  return(result);
 8009756:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009758:	2b00      	cmp	r3, #0
 800975a:	d10f      	bne.n	800977c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800975c:	f3ef 8310 	mrs	r3, PRIMASK
 8009760:	60fb      	str	r3, [r7, #12]
  return(result);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d105      	bne.n	8009774 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009768:	f3ef 8311 	mrs	r3, BASEPRI
 800976c:	60bb      	str	r3, [r7, #8]
  return(result);
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d007      	beq.n	8009784 <osDelay+0x3c>
 8009774:	4b0a      	ldr	r3, [pc, #40]	; (80097a0 <osDelay+0x58>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b02      	cmp	r3, #2
 800977a:	d103      	bne.n	8009784 <osDelay+0x3c>
    stat = osErrorISR;
 800977c:	f06f 0305 	mvn.w	r3, #5
 8009780:	617b      	str	r3, [r7, #20]
 8009782:	e007      	b.n	8009794 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009784:	2300      	movs	r3, #0
 8009786:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d002      	beq.n	8009794 <osDelay+0x4c>
      vTaskDelay(ticks);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 fd62 	bl	800b258 <vTaskDelay>
    }
  }

  return (stat);
 8009794:	697b      	ldr	r3, [r7, #20]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3718      	adds	r7, #24
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	20000218 	.word	0x20000218

080097a4 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b088      	sub	sp, #32
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097ac:	f3ef 8305 	mrs	r3, IPSR
 80097b0:	617b      	str	r3, [r7, #20]
  return(result);
 80097b2:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10f      	bne.n	80097d8 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097b8:	f3ef 8310 	mrs	r3, PRIMASK
 80097bc:	613b      	str	r3, [r7, #16]
  return(result);
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d105      	bne.n	80097d0 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097c4:	f3ef 8311 	mrs	r3, BASEPRI
 80097c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d007      	beq.n	80097e0 <osDelayUntil+0x3c>
 80097d0:	4b13      	ldr	r3, [pc, #76]	; (8009820 <osDelayUntil+0x7c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d103      	bne.n	80097e0 <osDelayUntil+0x3c>
    stat = osErrorISR;
 80097d8:	f06f 0305 	mvn.w	r3, #5
 80097dc:	61fb      	str	r3, [r7, #28]
 80097de:	e019      	b.n	8009814 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 80097e0:	2300      	movs	r3, #0
 80097e2:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 80097e4:	f001 fe7a 	bl	800b4dc <xTaskGetTickCount>
 80097e8:	4603      	mov	r3, r0
 80097ea:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	1ad3      	subs	r3, r2, r3
 80097f2:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d009      	beq.n	800980e <osDelayUntil+0x6a>
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	db06      	blt.n	800980e <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8009800:	f107 0308 	add.w	r3, r7, #8
 8009804:	69b9      	ldr	r1, [r7, #24]
 8009806:	4618      	mov	r0, r3
 8009808:	f001 fcac 	bl	800b164 <vTaskDelayUntil>
 800980c:	e002      	b.n	8009814 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800980e:	f06f 0303 	mvn.w	r3, #3
 8009812:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8009814:	69fb      	ldr	r3, [r7, #28]
}
 8009816:	4618      	mov	r0, r3
 8009818:	3720      	adds	r7, #32
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20000218 	.word	0x20000218

08009824 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009824:	b580      	push	{r7, lr}
 8009826:	b08a      	sub	sp, #40	; 0x28
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800982c:	2300      	movs	r3, #0
 800982e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009830:	f3ef 8305 	mrs	r3, IPSR
 8009834:	613b      	str	r3, [r7, #16]
  return(result);
 8009836:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8009838:	2b00      	cmp	r3, #0
 800983a:	f040 8085 	bne.w	8009948 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800983e:	f3ef 8310 	mrs	r3, PRIMASK
 8009842:	60fb      	str	r3, [r7, #12]
  return(result);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d105      	bne.n	8009856 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800984a:	f3ef 8311 	mrs	r3, BASEPRI
 800984e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d003      	beq.n	800985e <osMutexNew+0x3a>
 8009856:	4b3f      	ldr	r3, [pc, #252]	; (8009954 <osMutexNew+0x130>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2b02      	cmp	r3, #2
 800985c:	d074      	beq.n	8009948 <osMutexNew+0x124>
    if (attr != NULL) {
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d003      	beq.n	800986c <osMutexNew+0x48>
      type = attr->attr_bits;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	623b      	str	r3, [r7, #32]
 800986a:	e001      	b.n	8009870 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800986c:	2300      	movs	r3, #0
 800986e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	f003 0301 	and.w	r3, r3, #1
 8009876:	2b00      	cmp	r3, #0
 8009878:	d002      	beq.n	8009880 <osMutexNew+0x5c>
      rmtx = 1U;
 800987a:	2301      	movs	r3, #1
 800987c:	61fb      	str	r3, [r7, #28]
 800987e:	e001      	b.n	8009884 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8009880:	2300      	movs	r3, #0
 8009882:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	f003 0308 	and.w	r3, r3, #8
 800988a:	2b00      	cmp	r3, #0
 800988c:	d15c      	bne.n	8009948 <osMutexNew+0x124>
      mem = -1;
 800988e:	f04f 33ff 	mov.w	r3, #4294967295
 8009892:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d015      	beq.n	80098c6 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d006      	beq.n	80098b0 <osMutexNew+0x8c>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	2b4f      	cmp	r3, #79	; 0x4f
 80098a8:	d902      	bls.n	80098b0 <osMutexNew+0x8c>
          mem = 1;
 80098aa:	2301      	movs	r3, #1
 80098ac:	61bb      	str	r3, [r7, #24]
 80098ae:	e00c      	b.n	80098ca <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d108      	bne.n	80098ca <osMutexNew+0xa6>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d104      	bne.n	80098ca <osMutexNew+0xa6>
            mem = 0;
 80098c0:	2300      	movs	r3, #0
 80098c2:	61bb      	str	r3, [r7, #24]
 80098c4:	e001      	b.n	80098ca <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80098c6:	2300      	movs	r3, #0
 80098c8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80098ca:	69bb      	ldr	r3, [r7, #24]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d112      	bne.n	80098f6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d007      	beq.n	80098e6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	4619      	mov	r1, r3
 80098dc:	2004      	movs	r0, #4
 80098de:	f000 fcac 	bl	800a23a <xQueueCreateMutexStatic>
 80098e2:	6278      	str	r0, [r7, #36]	; 0x24
 80098e4:	e016      	b.n	8009914 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	4619      	mov	r1, r3
 80098ec:	2001      	movs	r0, #1
 80098ee:	f000 fca4 	bl	800a23a <xQueueCreateMutexStatic>
 80098f2:	6278      	str	r0, [r7, #36]	; 0x24
 80098f4:	e00e      	b.n	8009914 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d10b      	bne.n	8009914 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d004      	beq.n	800990c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8009902:	2004      	movs	r0, #4
 8009904:	f000 fc81 	bl	800a20a <xQueueCreateMutex>
 8009908:	6278      	str	r0, [r7, #36]	; 0x24
 800990a:	e003      	b.n	8009914 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800990c:	2001      	movs	r0, #1
 800990e:	f000 fc7c 	bl	800a20a <xQueueCreateMutex>
 8009912:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00c      	beq.n	8009934 <osMutexNew+0x110>
        if (attr != NULL) {
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d003      	beq.n	8009928 <osMutexNew+0x104>
          name = attr->name;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	617b      	str	r3, [r7, #20]
 8009926:	e001      	b.n	800992c <osMutexNew+0x108>
        } else {
          name = NULL;
 8009928:	2300      	movs	r3, #0
 800992a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800992c:	6979      	ldr	r1, [r7, #20]
 800992e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009930:	f001 fa1e 	bl	800ad70 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009936:	2b00      	cmp	r3, #0
 8009938:	d006      	beq.n	8009948 <osMutexNew+0x124>
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d003      	beq.n	8009948 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009942:	f043 0301 	orr.w	r3, r3, #1
 8009946:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800994a:	4618      	mov	r0, r3
 800994c:	3728      	adds	r7, #40	; 0x28
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	20000218 	.word	0x20000218

08009958 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8009958:	b580      	push	{r7, lr}
 800995a:	b088      	sub	sp, #32
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f023 0301 	bic.w	r3, r3, #1
 8009968:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f003 0301 	and.w	r3, r3, #1
 8009970:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8009972:	2300      	movs	r3, #0
 8009974:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009976:	f3ef 8305 	mrs	r3, IPSR
 800997a:	613b      	str	r3, [r7, #16]
  return(result);
 800997c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800997e:	2b00      	cmp	r3, #0
 8009980:	d10f      	bne.n	80099a2 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009982:	f3ef 8310 	mrs	r3, PRIMASK
 8009986:	60fb      	str	r3, [r7, #12]
  return(result);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d105      	bne.n	800999a <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800998e:	f3ef 8311 	mrs	r3, BASEPRI
 8009992:	60bb      	str	r3, [r7, #8]
  return(result);
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d007      	beq.n	80099aa <osMutexAcquire+0x52>
 800999a:	4b1d      	ldr	r3, [pc, #116]	; (8009a10 <osMutexAcquire+0xb8>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	2b02      	cmp	r3, #2
 80099a0:	d103      	bne.n	80099aa <osMutexAcquire+0x52>
    stat = osErrorISR;
 80099a2:	f06f 0305 	mvn.w	r3, #5
 80099a6:	61fb      	str	r3, [r7, #28]
 80099a8:	e02c      	b.n	8009a04 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d103      	bne.n	80099b8 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 80099b0:	f06f 0303 	mvn.w	r3, #3
 80099b4:	61fb      	str	r3, [r7, #28]
 80099b6:	e025      	b.n	8009a04 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d011      	beq.n	80099e2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80099be:	6839      	ldr	r1, [r7, #0]
 80099c0:	69b8      	ldr	r0, [r7, #24]
 80099c2:	f000 fc88 	bl	800a2d6 <xQueueTakeMutexRecursive>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d01b      	beq.n	8009a04 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d003      	beq.n	80099da <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 80099d2:	f06f 0301 	mvn.w	r3, #1
 80099d6:	61fb      	str	r3, [r7, #28]
 80099d8:	e014      	b.n	8009a04 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80099da:	f06f 0302 	mvn.w	r3, #2
 80099de:	61fb      	str	r3, [r7, #28]
 80099e0:	e010      	b.n	8009a04 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80099e2:	6839      	ldr	r1, [r7, #0]
 80099e4:	69b8      	ldr	r0, [r7, #24]
 80099e6:	f000 ff15 	bl	800a814 <xQueueSemaphoreTake>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d009      	beq.n	8009a04 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d003      	beq.n	80099fe <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 80099f6:	f06f 0301 	mvn.w	r3, #1
 80099fa:	61fb      	str	r3, [r7, #28]
 80099fc:	e002      	b.n	8009a04 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80099fe:	f06f 0302 	mvn.w	r3, #2
 8009a02:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009a04:	69fb      	ldr	r3, [r7, #28]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3720      	adds	r7, #32
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	20000218 	.word	0x20000218

08009a14 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b088      	sub	sp, #32
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f023 0301 	bic.w	r3, r3, #1
 8009a22:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f003 0301 	and.w	r3, r3, #1
 8009a2a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a30:	f3ef 8305 	mrs	r3, IPSR
 8009a34:	613b      	str	r3, [r7, #16]
  return(result);
 8009a36:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d10f      	bne.n	8009a5c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8009a40:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d105      	bne.n	8009a54 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009a48:	f3ef 8311 	mrs	r3, BASEPRI
 8009a4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d007      	beq.n	8009a64 <osMutexRelease+0x50>
 8009a54:	4b16      	ldr	r3, [pc, #88]	; (8009ab0 <osMutexRelease+0x9c>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b02      	cmp	r3, #2
 8009a5a:	d103      	bne.n	8009a64 <osMutexRelease+0x50>
    stat = osErrorISR;
 8009a5c:	f06f 0305 	mvn.w	r3, #5
 8009a60:	61fb      	str	r3, [r7, #28]
 8009a62:	e01f      	b.n	8009aa4 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d103      	bne.n	8009a72 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8009a6a:	f06f 0303 	mvn.w	r3, #3
 8009a6e:	61fb      	str	r3, [r7, #28]
 8009a70:	e018      	b.n	8009aa4 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d009      	beq.n	8009a8c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009a78:	69b8      	ldr	r0, [r7, #24]
 8009a7a:	f000 fbf9 	bl	800a270 <xQueueGiveMutexRecursive>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d00f      	beq.n	8009aa4 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009a84:	f06f 0302 	mvn.w	r3, #2
 8009a88:	61fb      	str	r3, [r7, #28]
 8009a8a:	e00b      	b.n	8009aa4 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	2200      	movs	r2, #0
 8009a90:	2100      	movs	r1, #0
 8009a92:	69b8      	ldr	r0, [r7, #24]
 8009a94:	f000 fc54 	bl	800a340 <xQueueGenericSend>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d002      	beq.n	8009aa4 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009a9e:	f06f 0302 	mvn.w	r3, #2
 8009aa2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8009aa4:	69fb      	ldr	r3, [r7, #28]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3720      	adds	r7, #32
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20000218 	.word	0x20000218

08009ab4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b08c      	sub	sp, #48	; 0x30
 8009ab8:	af02      	add	r7, sp, #8
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ac4:	f3ef 8305 	mrs	r3, IPSR
 8009ac8:	61bb      	str	r3, [r7, #24]
  return(result);
 8009aca:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d170      	bne.n	8009bb2 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ad0:	f3ef 8310 	mrs	r3, PRIMASK
 8009ad4:	617b      	str	r3, [r7, #20]
  return(result);
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d105      	bne.n	8009ae8 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009adc:	f3ef 8311 	mrs	r3, BASEPRI
 8009ae0:	613b      	str	r3, [r7, #16]
  return(result);
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d003      	beq.n	8009af0 <osMessageQueueNew+0x3c>
 8009ae8:	4b34      	ldr	r3, [pc, #208]	; (8009bbc <osMessageQueueNew+0x108>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d060      	beq.n	8009bb2 <osMessageQueueNew+0xfe>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d05d      	beq.n	8009bb2 <osMessageQueueNew+0xfe>
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d05a      	beq.n	8009bb2 <osMessageQueueNew+0xfe>
    mem = -1;
 8009afc:	f04f 33ff 	mov.w	r3, #4294967295
 8009b00:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d029      	beq.n	8009b5c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d012      	beq.n	8009b36 <osMessageQueueNew+0x82>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	2b4f      	cmp	r3, #79	; 0x4f
 8009b16:	d90e      	bls.n	8009b36 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00a      	beq.n	8009b36 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	695a      	ldr	r2, [r3, #20]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	68b9      	ldr	r1, [r7, #8]
 8009b28:	fb01 f303 	mul.w	r3, r1, r3
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d302      	bcc.n	8009b36 <osMessageQueueNew+0x82>
        mem = 1;
 8009b30:	2301      	movs	r3, #1
 8009b32:	623b      	str	r3, [r7, #32]
 8009b34:	e014      	b.n	8009b60 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d110      	bne.n	8009b60 <osMessageQueueNew+0xac>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d10c      	bne.n	8009b60 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d108      	bne.n	8009b60 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	695b      	ldr	r3, [r3, #20]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d104      	bne.n	8009b60 <osMessageQueueNew+0xac>
          mem = 0;
 8009b56:	2300      	movs	r3, #0
 8009b58:	623b      	str	r3, [r7, #32]
 8009b5a:	e001      	b.n	8009b60 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009b60:	6a3b      	ldr	r3, [r7, #32]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d10c      	bne.n	8009b80 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	691a      	ldr	r2, [r3, #16]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6899      	ldr	r1, [r3, #8]
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9300      	str	r3, [sp, #0]
 8009b72:	460b      	mov	r3, r1
 8009b74:	68b9      	ldr	r1, [r7, #8]
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 fa58 	bl	800a02c <xQueueGenericCreateStatic>
 8009b7c:	6278      	str	r0, [r7, #36]	; 0x24
 8009b7e:	e008      	b.n	8009b92 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d105      	bne.n	8009b92 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8009b86:	2200      	movs	r2, #0
 8009b88:	68b9      	ldr	r1, [r7, #8]
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f000 fac1 	bl	800a112 <xQueueGenericCreate>
 8009b90:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00c      	beq.n	8009bb2 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <osMessageQueueNew+0xf2>
        name = attr->name;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	61fb      	str	r3, [r7, #28]
 8009ba4:	e001      	b.n	8009baa <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8009baa:	69f9      	ldr	r1, [r7, #28]
 8009bac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009bae:	f001 f8df 	bl	800ad70 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3728      	adds	r7, #40	; 0x28
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	20000218 	.word	0x20000218

08009bc0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b08a      	sub	sp, #40	; 0x28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	603b      	str	r3, [r7, #0]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bd8:	f3ef 8305 	mrs	r3, IPSR
 8009bdc:	61fb      	str	r3, [r7, #28]
  return(result);
 8009bde:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10f      	bne.n	8009c04 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009be4:	f3ef 8310 	mrs	r3, PRIMASK
 8009be8:	61bb      	str	r3, [r7, #24]
  return(result);
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d105      	bne.n	8009bfc <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009bf0:	f3ef 8311 	mrs	r3, BASEPRI
 8009bf4:	617b      	str	r3, [r7, #20]
  return(result);
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d02c      	beq.n	8009c56 <osMessageQueuePut+0x96>
 8009bfc:	4b28      	ldr	r3, [pc, #160]	; (8009ca0 <osMessageQueuePut+0xe0>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d128      	bne.n	8009c56 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c04:	6a3b      	ldr	r3, [r7, #32]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d005      	beq.n	8009c16 <osMessageQueuePut+0x56>
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <osMessageQueuePut+0x56>
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d003      	beq.n	8009c1e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8009c16:	f06f 0303 	mvn.w	r3, #3
 8009c1a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c1c:	e039      	b.n	8009c92 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009c22:	f107 0210 	add.w	r2, r7, #16
 8009c26:	2300      	movs	r3, #0
 8009c28:	68b9      	ldr	r1, [r7, #8]
 8009c2a:	6a38      	ldr	r0, [r7, #32]
 8009c2c:	f000 fc82 	bl	800a534 <xQueueGenericSendFromISR>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d003      	beq.n	8009c3e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8009c36:	f06f 0302 	mvn.w	r3, #2
 8009c3a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c3c:	e029      	b.n	8009c92 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d026      	beq.n	8009c92 <osMessageQueuePut+0xd2>
 8009c44:	4b17      	ldr	r3, [pc, #92]	; (8009ca4 <osMessageQueuePut+0xe4>)
 8009c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c54:	e01d      	b.n	8009c92 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009c56:	6a3b      	ldr	r3, [r7, #32]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d002      	beq.n	8009c62 <osMessageQueuePut+0xa2>
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d103      	bne.n	8009c6a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8009c62:	f06f 0303 	mvn.w	r3, #3
 8009c66:	627b      	str	r3, [r7, #36]	; 0x24
 8009c68:	e014      	b.n	8009c94 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	68b9      	ldr	r1, [r7, #8]
 8009c70:	6a38      	ldr	r0, [r7, #32]
 8009c72:	f000 fb65 	bl	800a340 <xQueueGenericSend>
 8009c76:	4603      	mov	r3, r0
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d00b      	beq.n	8009c94 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d003      	beq.n	8009c8a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8009c82:	f06f 0301 	mvn.w	r3, #1
 8009c86:	627b      	str	r3, [r7, #36]	; 0x24
 8009c88:	e004      	b.n	8009c94 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8009c8a:	f06f 0302 	mvn.w	r3, #2
 8009c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8009c90:	e000      	b.n	8009c94 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c92:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3728      	adds	r7, #40	; 0x28
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
 8009c9e:	bf00      	nop
 8009ca0:	20000218 	.word	0x20000218
 8009ca4:	e000ed04 	.word	0xe000ed04

08009ca8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b08a      	sub	sp, #40	; 0x28
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	607a      	str	r2, [r7, #4]
 8009cb4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cbe:	f3ef 8305 	mrs	r3, IPSR
 8009cc2:	61fb      	str	r3, [r7, #28]
  return(result);
 8009cc4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d10f      	bne.n	8009cea <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cca:	f3ef 8310 	mrs	r3, PRIMASK
 8009cce:	61bb      	str	r3, [r7, #24]
  return(result);
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d105      	bne.n	8009ce2 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009cd6:	f3ef 8311 	mrs	r3, BASEPRI
 8009cda:	617b      	str	r3, [r7, #20]
  return(result);
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d02c      	beq.n	8009d3c <osMessageQueueGet+0x94>
 8009ce2:	4b28      	ldr	r3, [pc, #160]	; (8009d84 <osMessageQueueGet+0xdc>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b02      	cmp	r3, #2
 8009ce8:	d128      	bne.n	8009d3c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009cea:	6a3b      	ldr	r3, [r7, #32]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d005      	beq.n	8009cfc <osMessageQueueGet+0x54>
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <osMessageQueueGet+0x54>
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d003      	beq.n	8009d04 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8009cfc:	f06f 0303 	mvn.w	r3, #3
 8009d00:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d02:	e038      	b.n	8009d76 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8009d04:	2300      	movs	r3, #0
 8009d06:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009d08:	f107 0310 	add.w	r3, r7, #16
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	68b9      	ldr	r1, [r7, #8]
 8009d10:	6a38      	ldr	r0, [r7, #32]
 8009d12:	f000 fe87 	bl	800aa24 <xQueueReceiveFromISR>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d003      	beq.n	8009d24 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8009d1c:	f06f 0302 	mvn.w	r3, #2
 8009d20:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d22:	e028      	b.n	8009d76 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d025      	beq.n	8009d76 <osMessageQueueGet+0xce>
 8009d2a:	4b17      	ldr	r3, [pc, #92]	; (8009d88 <osMessageQueueGet+0xe0>)
 8009d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d30:	601a      	str	r2, [r3, #0]
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d3a:	e01c      	b.n	8009d76 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d002      	beq.n	8009d48 <osMessageQueueGet+0xa0>
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d103      	bne.n	8009d50 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8009d48:	f06f 0303 	mvn.w	r3, #3
 8009d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8009d4e:	e013      	b.n	8009d78 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009d50:	683a      	ldr	r2, [r7, #0]
 8009d52:	68b9      	ldr	r1, [r7, #8]
 8009d54:	6a38      	ldr	r0, [r7, #32]
 8009d56:	f000 fc81 	bl	800a65c <xQueueReceive>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d00b      	beq.n	8009d78 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d003      	beq.n	8009d6e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8009d66:	f06f 0301 	mvn.w	r3, #1
 8009d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8009d6c:	e004      	b.n	8009d78 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8009d6e:	f06f 0302 	mvn.w	r3, #2
 8009d72:	627b      	str	r3, [r7, #36]	; 0x24
 8009d74:	e000      	b.n	8009d78 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d76:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3728      	adds	r7, #40	; 0x28
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20000218 	.word	0x20000218
 8009d88:	e000ed04 	.word	0xe000ed04

08009d8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009d8c:	b480      	push	{r7}
 8009d8e:	b085      	sub	sp, #20
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	4a07      	ldr	r2, [pc, #28]	; (8009db8 <vApplicationGetIdleTaskMemory+0x2c>)
 8009d9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	4a06      	ldr	r2, [pc, #24]	; (8009dbc <vApplicationGetIdleTaskMemory+0x30>)
 8009da2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2280      	movs	r2, #128	; 0x80
 8009da8:	601a      	str	r2, [r3, #0]
}
 8009daa:	bf00      	nop
 8009dac:	3714      	adds	r7, #20
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	2000021c 	.word	0x2000021c
 8009dbc:	20000278 	.word	0x20000278

08009dc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009dc0:	b480      	push	{r7}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	4a07      	ldr	r2, [pc, #28]	; (8009dec <vApplicationGetTimerTaskMemory+0x2c>)
 8009dd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	4a06      	ldr	r2, [pc, #24]	; (8009df0 <vApplicationGetTimerTaskMemory+0x30>)
 8009dd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009dde:	601a      	str	r2, [r3, #0]
}
 8009de0:	bf00      	nop
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	20000478 	.word	0x20000478
 8009df0:	200004d4 	.word	0x200004d4

08009df4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f103 0208 	add.w	r2, r3, #8
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f04f 32ff 	mov.w	r2, #4294967295
 8009e0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f103 0208 	add.w	r2, r3, #8
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f103 0208 	add.w	r2, r3, #8
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009e42:	bf00      	nop
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr

08009e4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b085      	sub	sp, #20
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
 8009e56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	689a      	ldr	r2, [r3, #8]
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	683a      	ldr	r2, [r7, #0]
 8009e72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	683a      	ldr	r2, [r7, #0]
 8009e78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	1c5a      	adds	r2, r3, #1
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	601a      	str	r2, [r3, #0]
}
 8009e8a:	bf00      	nop
 8009e8c:	3714      	adds	r7, #20
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e94:	4770      	bx	lr

08009e96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e96:	b480      	push	{r7}
 8009e98:	b085      	sub	sp, #20
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eac:	d103      	bne.n	8009eb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	691b      	ldr	r3, [r3, #16]
 8009eb2:	60fb      	str	r3, [r7, #12]
 8009eb4:	e00c      	b.n	8009ed0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	3308      	adds	r3, #8
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	e002      	b.n	8009ec4 <vListInsert+0x2e>
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	60fb      	str	r3, [r7, #12]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d2f6      	bcs.n	8009ebe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	685a      	ldr	r2, [r3, #4]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	683a      	ldr	r2, [r7, #0]
 8009ede:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	1c5a      	adds	r2, r3, #1
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	601a      	str	r2, [r3, #0]
}
 8009efc:	bf00      	nop
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	6892      	ldr	r2, [r2, #8]
 8009f1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	687a      	ldr	r2, [r7, #4]
 8009f26:	6852      	ldr	r2, [r2, #4]
 8009f28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d103      	bne.n	8009f3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	689a      	ldr	r2, [r3, #8]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	1e5a      	subs	r2, r3, #1
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3714      	adds	r7, #20
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d109      	bne.n	8009f84 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f74:	f383 8811 	msr	BASEPRI, r3
 8009f78:	f3bf 8f6f 	isb	sy
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	60bb      	str	r3, [r7, #8]
 8009f82:	e7fe      	b.n	8009f82 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8009f84:	f002 fc3a 	bl	800c7fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f90:	68f9      	ldr	r1, [r7, #12]
 8009f92:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f94:	fb01 f303 	mul.w	r3, r1, r3
 8009f98:	441a      	add	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	68f9      	ldr	r1, [r7, #12]
 8009fb8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009fba:	fb01 f303 	mul.w	r3, r1, r3
 8009fbe:	441a      	add	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	22ff      	movs	r2, #255	; 0xff
 8009fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	22ff      	movs	r2, #255	; 0xff
 8009fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d114      	bne.n	800a004 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	691b      	ldr	r3, [r3, #16]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d01a      	beq.n	800a018 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	3310      	adds	r3, #16
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f001 fbfc 	bl	800b7e4 <xTaskRemoveFromEventList>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d012      	beq.n	800a018 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ff2:	4b0d      	ldr	r3, [pc, #52]	; (800a028 <xQueueGenericReset+0xcc>)
 8009ff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ff8:	601a      	str	r2, [r3, #0]
 8009ffa:	f3bf 8f4f 	dsb	sy
 8009ffe:	f3bf 8f6f 	isb	sy
 800a002:	e009      	b.n	800a018 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	3310      	adds	r3, #16
 800a008:	4618      	mov	r0, r3
 800a00a:	f7ff fef3 	bl	8009df4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	3324      	adds	r3, #36	; 0x24
 800a012:	4618      	mov	r0, r3
 800a014:	f7ff feee 	bl	8009df4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a018:	f002 fc1e 	bl	800c858 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a01c:	2301      	movs	r3, #1
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3710      	adds	r7, #16
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b08e      	sub	sp, #56	; 0x38
 800a030:	af02      	add	r7, sp, #8
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	607a      	str	r2, [r7, #4]
 800a038:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d109      	bne.n	800a054 <xQueueGenericCreateStatic+0x28>
 800a040:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a044:	f383 8811 	msr	BASEPRI, r3
 800a048:	f3bf 8f6f 	isb	sy
 800a04c:	f3bf 8f4f 	dsb	sy
 800a050:	62bb      	str	r3, [r7, #40]	; 0x28
 800a052:	e7fe      	b.n	800a052 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d109      	bne.n	800a06e <xQueueGenericCreateStatic+0x42>
 800a05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a05e:	f383 8811 	msr	BASEPRI, r3
 800a062:	f3bf 8f6f 	isb	sy
 800a066:	f3bf 8f4f 	dsb	sy
 800a06a:	627b      	str	r3, [r7, #36]	; 0x24
 800a06c:	e7fe      	b.n	800a06c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d002      	beq.n	800a07a <xQueueGenericCreateStatic+0x4e>
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d001      	beq.n	800a07e <xQueueGenericCreateStatic+0x52>
 800a07a:	2301      	movs	r3, #1
 800a07c:	e000      	b.n	800a080 <xQueueGenericCreateStatic+0x54>
 800a07e:	2300      	movs	r3, #0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d109      	bne.n	800a098 <xQueueGenericCreateStatic+0x6c>
 800a084:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a088:	f383 8811 	msr	BASEPRI, r3
 800a08c:	f3bf 8f6f 	isb	sy
 800a090:	f3bf 8f4f 	dsb	sy
 800a094:	623b      	str	r3, [r7, #32]
 800a096:	e7fe      	b.n	800a096 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d102      	bne.n	800a0a4 <xQueueGenericCreateStatic+0x78>
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <xQueueGenericCreateStatic+0x7c>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e000      	b.n	800a0aa <xQueueGenericCreateStatic+0x7e>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d109      	bne.n	800a0c2 <xQueueGenericCreateStatic+0x96>
 800a0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b2:	f383 8811 	msr	BASEPRI, r3
 800a0b6:	f3bf 8f6f 	isb	sy
 800a0ba:	f3bf 8f4f 	dsb	sy
 800a0be:	61fb      	str	r3, [r7, #28]
 800a0c0:	e7fe      	b.n	800a0c0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a0c2:	2350      	movs	r3, #80	; 0x50
 800a0c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	2b50      	cmp	r3, #80	; 0x50
 800a0ca:	d009      	beq.n	800a0e0 <xQueueGenericCreateStatic+0xb4>
 800a0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d0:	f383 8811 	msr	BASEPRI, r3
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	61bb      	str	r3, [r7, #24]
 800a0de:	e7fe      	b.n	800a0de <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a0e0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d00d      	beq.n	800a108 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0f4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0fa:	9300      	str	r3, [sp, #0]
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	68b9      	ldr	r1, [r7, #8]
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f000 f844 	bl	800a190 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3730      	adds	r7, #48	; 0x30
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a112:	b580      	push	{r7, lr}
 800a114:	b08a      	sub	sp, #40	; 0x28
 800a116:	af02      	add	r7, sp, #8
 800a118:	60f8      	str	r0, [r7, #12]
 800a11a:	60b9      	str	r1, [r7, #8]
 800a11c:	4613      	mov	r3, r2
 800a11e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d109      	bne.n	800a13a <xQueueGenericCreate+0x28>
 800a126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12a:	f383 8811 	msr	BASEPRI, r3
 800a12e:	f3bf 8f6f 	isb	sy
 800a132:	f3bf 8f4f 	dsb	sy
 800a136:	613b      	str	r3, [r7, #16]
 800a138:	e7fe      	b.n	800a138 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d102      	bne.n	800a146 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a140:	2300      	movs	r3, #0
 800a142:	61fb      	str	r3, [r7, #28]
 800a144:	e004      	b.n	800a150 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	68ba      	ldr	r2, [r7, #8]
 800a14a:	fb02 f303 	mul.w	r3, r2, r3
 800a14e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	3350      	adds	r3, #80	; 0x50
 800a154:	4618      	mov	r0, r3
 800a156:	f002 fc6b 	bl	800ca30 <pvPortMalloc>
 800a15a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d011      	beq.n	800a186 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	3350      	adds	r3, #80	; 0x50
 800a16a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	2200      	movs	r2, #0
 800a170:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a174:	79fa      	ldrb	r2, [r7, #7]
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	9300      	str	r3, [sp, #0]
 800a17a:	4613      	mov	r3, r2
 800a17c:	697a      	ldr	r2, [r7, #20]
 800a17e:	68b9      	ldr	r1, [r7, #8]
 800a180:	68f8      	ldr	r0, [r7, #12]
 800a182:	f000 f805 	bl	800a190 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a186:	69bb      	ldr	r3, [r7, #24]
	}
 800a188:	4618      	mov	r0, r3
 800a18a:	3720      	adds	r7, #32
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b084      	sub	sp, #16
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
 800a19c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d103      	bne.n	800a1ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	69ba      	ldr	r2, [r7, #24]
 800a1a8:	601a      	str	r2, [r3, #0]
 800a1aa:	e002      	b.n	800a1b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a1be:	2101      	movs	r1, #1
 800a1c0:	69b8      	ldr	r0, [r7, #24]
 800a1c2:	f7ff fecb 	bl	8009f5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	78fa      	ldrb	r2, [r7, #3]
 800a1ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a1ce:	bf00      	nop
 800a1d0:	3710      	adds	r7, #16
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b082      	sub	sp, #8
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00e      	beq.n	800a202 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 f89f 	bl	800a340 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a20a:	b580      	push	{r7, lr}
 800a20c:	b086      	sub	sp, #24
 800a20e:	af00      	add	r7, sp, #0
 800a210:	4603      	mov	r3, r0
 800a212:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a214:	2301      	movs	r3, #1
 800a216:	617b      	str	r3, [r7, #20]
 800a218:	2300      	movs	r3, #0
 800a21a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a21c:	79fb      	ldrb	r3, [r7, #7]
 800a21e:	461a      	mov	r2, r3
 800a220:	6939      	ldr	r1, [r7, #16]
 800a222:	6978      	ldr	r0, [r7, #20]
 800a224:	f7ff ff75 	bl	800a112 <xQueueGenericCreate>
 800a228:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a22a:	68f8      	ldr	r0, [r7, #12]
 800a22c:	f7ff ffd3 	bl	800a1d6 <prvInitialiseMutex>

		return xNewQueue;
 800a230:	68fb      	ldr	r3, [r7, #12]
	}
 800a232:	4618      	mov	r0, r3
 800a234:	3718      	adds	r7, #24
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b088      	sub	sp, #32
 800a23e:	af02      	add	r7, sp, #8
 800a240:	4603      	mov	r3, r0
 800a242:	6039      	str	r1, [r7, #0]
 800a244:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a246:	2301      	movs	r3, #1
 800a248:	617b      	str	r3, [r7, #20]
 800a24a:	2300      	movs	r3, #0
 800a24c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a24e:	79fb      	ldrb	r3, [r7, #7]
 800a250:	9300      	str	r3, [sp, #0]
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	2200      	movs	r2, #0
 800a256:	6939      	ldr	r1, [r7, #16]
 800a258:	6978      	ldr	r0, [r7, #20]
 800a25a:	f7ff fee7 	bl	800a02c <xQueueGenericCreateStatic>
 800a25e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f7ff ffb8 	bl	800a1d6 <prvInitialiseMutex>

		return xNewQueue;
 800a266:	68fb      	ldr	r3, [r7, #12]
	}
 800a268:	4618      	mov	r0, r3
 800a26a:	3718      	adds	r7, #24
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a270:	b590      	push	{r4, r7, lr}
 800a272:	b087      	sub	sp, #28
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d109      	bne.n	800a296 <xQueueGiveMutexRecursive+0x26>
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	60fb      	str	r3, [r7, #12]
 800a294:	e7fe      	b.n	800a294 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	689c      	ldr	r4, [r3, #8]
 800a29a:	f001 fc59 	bl	800bb50 <xTaskGetCurrentTaskHandle>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	429c      	cmp	r4, r3
 800a2a2:	d111      	bne.n	800a2c8 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	1e5a      	subs	r2, r3, #1
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d105      	bne.n	800a2c2 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	6938      	ldr	r0, [r7, #16]
 800a2be:	f000 f83f 	bl	800a340 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	617b      	str	r3, [r7, #20]
 800a2c6:	e001      	b.n	800a2cc <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a2cc:	697b      	ldr	r3, [r7, #20]
	}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	371c      	adds	r7, #28
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd90      	pop	{r4, r7, pc}

0800a2d6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a2d6:	b590      	push	{r4, r7, lr}
 800a2d8:	b087      	sub	sp, #28
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d109      	bne.n	800a2fe <xQueueTakeMutexRecursive+0x28>
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	60fb      	str	r3, [r7, #12]
 800a2fc:	e7fe      	b.n	800a2fc <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	689c      	ldr	r4, [r3, #8]
 800a302:	f001 fc25 	bl	800bb50 <xTaskGetCurrentTaskHandle>
 800a306:	4603      	mov	r3, r0
 800a308:	429c      	cmp	r4, r3
 800a30a:	d107      	bne.n	800a31c <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	1c5a      	adds	r2, r3, #1
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a316:	2301      	movs	r3, #1
 800a318:	617b      	str	r3, [r7, #20]
 800a31a:	e00c      	b.n	800a336 <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a31c:	6839      	ldr	r1, [r7, #0]
 800a31e:	6938      	ldr	r0, [r7, #16]
 800a320:	f000 fa78 	bl	800a814 <xQueueSemaphoreTake>
 800a324:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d004      	beq.n	800a336 <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	1c5a      	adds	r2, r3, #1
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a336:	697b      	ldr	r3, [r7, #20]
	}
 800a338:	4618      	mov	r0, r3
 800a33a:	371c      	adds	r7, #28
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd90      	pop	{r4, r7, pc}

0800a340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b08e      	sub	sp, #56	; 0x38
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	607a      	str	r2, [r7, #4]
 800a34c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a34e:	2300      	movs	r3, #0
 800a350:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d109      	bne.n	800a370 <xQueueGenericSend+0x30>
 800a35c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a360:	f383 8811 	msr	BASEPRI, r3
 800a364:	f3bf 8f6f 	isb	sy
 800a368:	f3bf 8f4f 	dsb	sy
 800a36c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a36e:	e7fe      	b.n	800a36e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d103      	bne.n	800a37e <xQueueGenericSend+0x3e>
 800a376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d101      	bne.n	800a382 <xQueueGenericSend+0x42>
 800a37e:	2301      	movs	r3, #1
 800a380:	e000      	b.n	800a384 <xQueueGenericSend+0x44>
 800a382:	2300      	movs	r3, #0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d109      	bne.n	800a39c <xQueueGenericSend+0x5c>
 800a388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a38c:	f383 8811 	msr	BASEPRI, r3
 800a390:	f3bf 8f6f 	isb	sy
 800a394:	f3bf 8f4f 	dsb	sy
 800a398:	627b      	str	r3, [r7, #36]	; 0x24
 800a39a:	e7fe      	b.n	800a39a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	2b02      	cmp	r3, #2
 800a3a0:	d103      	bne.n	800a3aa <xQueueGenericSend+0x6a>
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d101      	bne.n	800a3ae <xQueueGenericSend+0x6e>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	e000      	b.n	800a3b0 <xQueueGenericSend+0x70>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d109      	bne.n	800a3c8 <xQueueGenericSend+0x88>
 800a3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b8:	f383 8811 	msr	BASEPRI, r3
 800a3bc:	f3bf 8f6f 	isb	sy
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	623b      	str	r3, [r7, #32]
 800a3c6:	e7fe      	b.n	800a3c6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a3c8:	f001 fbd2 	bl	800bb70 <xTaskGetSchedulerState>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d102      	bne.n	800a3d8 <xQueueGenericSend+0x98>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <xQueueGenericSend+0x9c>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <xQueueGenericSend+0x9e>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d109      	bne.n	800a3f6 <xQueueGenericSend+0xb6>
 800a3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e6:	f383 8811 	msr	BASEPRI, r3
 800a3ea:	f3bf 8f6f 	isb	sy
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	61fb      	str	r3, [r7, #28]
 800a3f4:	e7fe      	b.n	800a3f4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a3f6:	f002 fa01 	bl	800c7fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a402:	429a      	cmp	r2, r3
 800a404:	d302      	bcc.n	800a40c <xQueueGenericSend+0xcc>
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	2b02      	cmp	r3, #2
 800a40a:	d129      	bne.n	800a460 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a40c:	683a      	ldr	r2, [r7, #0]
 800a40e:	68b9      	ldr	r1, [r7, #8]
 800a410:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a412:	f000 fb9c 	bl	800ab4e <prvCopyDataToQueue>
 800a416:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a41a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d010      	beq.n	800a442 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a422:	3324      	adds	r3, #36	; 0x24
 800a424:	4618      	mov	r0, r3
 800a426:	f001 f9dd 	bl	800b7e4 <xTaskRemoveFromEventList>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d013      	beq.n	800a458 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a430:	4b3f      	ldr	r3, [pc, #252]	; (800a530 <xQueueGenericSend+0x1f0>)
 800a432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a436:	601a      	str	r2, [r3, #0]
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	f3bf 8f6f 	isb	sy
 800a440:	e00a      	b.n	800a458 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a444:	2b00      	cmp	r3, #0
 800a446:	d007      	beq.n	800a458 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a448:	4b39      	ldr	r3, [pc, #228]	; (800a530 <xQueueGenericSend+0x1f0>)
 800a44a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a44e:	601a      	str	r2, [r3, #0]
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a458:	f002 f9fe 	bl	800c858 <vPortExitCritical>
				return pdPASS;
 800a45c:	2301      	movs	r3, #1
 800a45e:	e063      	b.n	800a528 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d103      	bne.n	800a46e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a466:	f002 f9f7 	bl	800c858 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a46a:	2300      	movs	r3, #0
 800a46c:	e05c      	b.n	800a528 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a46e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a470:	2b00      	cmp	r3, #0
 800a472:	d106      	bne.n	800a482 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a474:	f107 0314 	add.w	r3, r7, #20
 800a478:	4618      	mov	r0, r3
 800a47a:	f001 fa15 	bl	800b8a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a47e:	2301      	movs	r3, #1
 800a480:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a482:	f002 f9e9 	bl	800c858 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a486:	f000 ff7f 	bl	800b388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a48a:	f002 f9b7 	bl	800c7fc <vPortEnterCritical>
 800a48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a494:	b25b      	sxtb	r3, r3
 800a496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a49a:	d103      	bne.n	800a4a4 <xQueueGenericSend+0x164>
 800a49c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a4aa:	b25b      	sxtb	r3, r3
 800a4ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b0:	d103      	bne.n	800a4ba <xQueueGenericSend+0x17a>
 800a4b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a4ba:	f002 f9cd 	bl	800c858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a4be:	1d3a      	adds	r2, r7, #4
 800a4c0:	f107 0314 	add.w	r3, r7, #20
 800a4c4:	4611      	mov	r1, r2
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f001 fa04 	bl	800b8d4 <xTaskCheckForTimeOut>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d124      	bne.n	800a51c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a4d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4d4:	f000 fc33 	bl	800ad3e <prvIsQueueFull>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d018      	beq.n	800a510 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e0:	3310      	adds	r3, #16
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f001 f92e 	bl	800b748 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a4ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4ee:	f000 fbbe 	bl	800ac6e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a4f2:	f000 ff57 	bl	800b3a4 <xTaskResumeAll>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	f47f af7c 	bne.w	800a3f6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800a4fe:	4b0c      	ldr	r3, [pc, #48]	; (800a530 <xQueueGenericSend+0x1f0>)
 800a500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a504:	601a      	str	r2, [r3, #0]
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	f3bf 8f6f 	isb	sy
 800a50e:	e772      	b.n	800a3f6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a510:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a512:	f000 fbac 	bl	800ac6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a516:	f000 ff45 	bl	800b3a4 <xTaskResumeAll>
 800a51a:	e76c      	b.n	800a3f6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a51c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a51e:	f000 fba6 	bl	800ac6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a522:	f000 ff3f 	bl	800b3a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a526:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3738      	adds	r7, #56	; 0x38
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	e000ed04 	.word	0xe000ed04

0800a534 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b08e      	sub	sp, #56	; 0x38
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	607a      	str	r2, [r7, #4]
 800a540:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d109      	bne.n	800a560 <xQueueGenericSendFromISR+0x2c>
 800a54c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a550:	f383 8811 	msr	BASEPRI, r3
 800a554:	f3bf 8f6f 	isb	sy
 800a558:	f3bf 8f4f 	dsb	sy
 800a55c:	627b      	str	r3, [r7, #36]	; 0x24
 800a55e:	e7fe      	b.n	800a55e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d103      	bne.n	800a56e <xQueueGenericSendFromISR+0x3a>
 800a566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d101      	bne.n	800a572 <xQueueGenericSendFromISR+0x3e>
 800a56e:	2301      	movs	r3, #1
 800a570:	e000      	b.n	800a574 <xQueueGenericSendFromISR+0x40>
 800a572:	2300      	movs	r3, #0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d109      	bne.n	800a58c <xQueueGenericSendFromISR+0x58>
 800a578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57c:	f383 8811 	msr	BASEPRI, r3
 800a580:	f3bf 8f6f 	isb	sy
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	623b      	str	r3, [r7, #32]
 800a58a:	e7fe      	b.n	800a58a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	2b02      	cmp	r3, #2
 800a590:	d103      	bne.n	800a59a <xQueueGenericSendFromISR+0x66>
 800a592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a596:	2b01      	cmp	r3, #1
 800a598:	d101      	bne.n	800a59e <xQueueGenericSendFromISR+0x6a>
 800a59a:	2301      	movs	r3, #1
 800a59c:	e000      	b.n	800a5a0 <xQueueGenericSendFromISR+0x6c>
 800a59e:	2300      	movs	r3, #0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d109      	bne.n	800a5b8 <xQueueGenericSendFromISR+0x84>
 800a5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a8:	f383 8811 	msr	BASEPRI, r3
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f3bf 8f4f 	dsb	sy
 800a5b4:	61fb      	str	r3, [r7, #28]
 800a5b6:	e7fe      	b.n	800a5b6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5b8:	f002 f9fc 	bl	800c9b4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a5bc:	f3ef 8211 	mrs	r2, BASEPRI
 800a5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c4:	f383 8811 	msr	BASEPRI, r3
 800a5c8:	f3bf 8f6f 	isb	sy
 800a5cc:	f3bf 8f4f 	dsb	sy
 800a5d0:	61ba      	str	r2, [r7, #24]
 800a5d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a5d4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d302      	bcc.n	800a5ea <xQueueGenericSendFromISR+0xb6>
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	2b02      	cmp	r3, #2
 800a5e8:	d12c      	bne.n	800a644 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	68b9      	ldr	r1, [r7, #8]
 800a5f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5fa:	f000 faa8 	bl	800ab4e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a5fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a602:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a606:	d112      	bne.n	800a62e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d016      	beq.n	800a63e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a612:	3324      	adds	r3, #36	; 0x24
 800a614:	4618      	mov	r0, r3
 800a616:	f001 f8e5 	bl	800b7e4 <xTaskRemoveFromEventList>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d00e      	beq.n	800a63e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d00b      	beq.n	800a63e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2201      	movs	r2, #1
 800a62a:	601a      	str	r2, [r3, #0]
 800a62c:	e007      	b.n	800a63e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a62e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a632:	3301      	adds	r3, #1
 800a634:	b2db      	uxtb	r3, r3
 800a636:	b25a      	sxtb	r2, r3
 800a638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a63e:	2301      	movs	r3, #1
 800a640:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a642:	e001      	b.n	800a648 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a644:	2300      	movs	r3, #0
 800a646:	637b      	str	r3, [r7, #52]	; 0x34
 800a648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a64a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a654:	4618      	mov	r0, r3
 800a656:	3738      	adds	r7, #56	; 0x38
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}

0800a65c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b08c      	sub	sp, #48	; 0x30
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	60b9      	str	r1, [r7, #8]
 800a666:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a668:	2300      	movs	r3, #0
 800a66a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a672:	2b00      	cmp	r3, #0
 800a674:	d109      	bne.n	800a68a <xQueueReceive+0x2e>
	__asm volatile
 800a676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67a:	f383 8811 	msr	BASEPRI, r3
 800a67e:	f3bf 8f6f 	isb	sy
 800a682:	f3bf 8f4f 	dsb	sy
 800a686:	623b      	str	r3, [r7, #32]
 800a688:	e7fe      	b.n	800a688 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d103      	bne.n	800a698 <xQueueReceive+0x3c>
 800a690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <xQueueReceive+0x40>
 800a698:	2301      	movs	r3, #1
 800a69a:	e000      	b.n	800a69e <xQueueReceive+0x42>
 800a69c:	2300      	movs	r3, #0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d109      	bne.n	800a6b6 <xQueueReceive+0x5a>
 800a6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	61fb      	str	r3, [r7, #28]
 800a6b4:	e7fe      	b.n	800a6b4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6b6:	f001 fa5b 	bl	800bb70 <xTaskGetSchedulerState>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d102      	bne.n	800a6c6 <xQueueReceive+0x6a>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <xQueueReceive+0x6e>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e000      	b.n	800a6cc <xQueueReceive+0x70>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d109      	bne.n	800a6e4 <xQueueReceive+0x88>
 800a6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	61bb      	str	r3, [r7, #24]
 800a6e2:	e7fe      	b.n	800a6e2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6e4:	f002 f88a 	bl	800c7fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ec:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d01f      	beq.n	800a734 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a6f4:	68b9      	ldr	r1, [r7, #8]
 800a6f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6f8:	f000 fa93 	bl	800ac22 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fe:	1e5a      	subs	r2, r3, #1
 800a700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a702:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a706:	691b      	ldr	r3, [r3, #16]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00f      	beq.n	800a72c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70e:	3310      	adds	r3, #16
 800a710:	4618      	mov	r0, r3
 800a712:	f001 f867 	bl	800b7e4 <xTaskRemoveFromEventList>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d007      	beq.n	800a72c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a71c:	4b3c      	ldr	r3, [pc, #240]	; (800a810 <xQueueReceive+0x1b4>)
 800a71e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a722:	601a      	str	r2, [r3, #0]
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a72c:	f002 f894 	bl	800c858 <vPortExitCritical>
				return pdPASS;
 800a730:	2301      	movs	r3, #1
 800a732:	e069      	b.n	800a808 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d103      	bne.n	800a742 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a73a:	f002 f88d 	bl	800c858 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a73e:	2300      	movs	r3, #0
 800a740:	e062      	b.n	800a808 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a744:	2b00      	cmp	r3, #0
 800a746:	d106      	bne.n	800a756 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a748:	f107 0310 	add.w	r3, r7, #16
 800a74c:	4618      	mov	r0, r3
 800a74e:	f001 f8ab 	bl	800b8a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a752:	2301      	movs	r3, #1
 800a754:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a756:	f002 f87f 	bl	800c858 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a75a:	f000 fe15 	bl	800b388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a75e:	f002 f84d 	bl	800c7fc <vPortEnterCritical>
 800a762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a764:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a768:	b25b      	sxtb	r3, r3
 800a76a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a76e:	d103      	bne.n	800a778 <xQueueReceive+0x11c>
 800a770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a772:	2200      	movs	r2, #0
 800a774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a77e:	b25b      	sxtb	r3, r3
 800a780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a784:	d103      	bne.n	800a78e <xQueueReceive+0x132>
 800a786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a78e:	f002 f863 	bl	800c858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a792:	1d3a      	adds	r2, r7, #4
 800a794:	f107 0310 	add.w	r3, r7, #16
 800a798:	4611      	mov	r1, r2
 800a79a:	4618      	mov	r0, r3
 800a79c:	f001 f89a 	bl	800b8d4 <xTaskCheckForTimeOut>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d123      	bne.n	800a7ee <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7a8:	f000 fab3 	bl	800ad12 <prvIsQueueEmpty>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d017      	beq.n	800a7e2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7b4:	3324      	adds	r3, #36	; 0x24
 800a7b6:	687a      	ldr	r2, [r7, #4]
 800a7b8:	4611      	mov	r1, r2
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 ffc4 	bl	800b748 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a7c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7c2:	f000 fa54 	bl	800ac6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a7c6:	f000 fded 	bl	800b3a4 <xTaskResumeAll>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d189      	bne.n	800a6e4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800a7d0:	4b0f      	ldr	r3, [pc, #60]	; (800a810 <xQueueReceive+0x1b4>)
 800a7d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7d6:	601a      	str	r2, [r3, #0]
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	e780      	b.n	800a6e4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a7e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7e4:	f000 fa43 	bl	800ac6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7e8:	f000 fddc 	bl	800b3a4 <xTaskResumeAll>
 800a7ec:	e77a      	b.n	800a6e4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a7ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7f0:	f000 fa3d 	bl	800ac6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7f4:	f000 fdd6 	bl	800b3a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7fa:	f000 fa8a 	bl	800ad12 <prvIsQueueEmpty>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	f43f af6f 	beq.w	800a6e4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a806:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3730      	adds	r7, #48	; 0x30
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	e000ed04 	.word	0xe000ed04

0800a814 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08e      	sub	sp, #56	; 0x38
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a81e:	2300      	movs	r3, #0
 800a820:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a826:	2300      	movs	r3, #0
 800a828:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a82a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d109      	bne.n	800a844 <xQueueSemaphoreTake+0x30>
 800a830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a834:	f383 8811 	msr	BASEPRI, r3
 800a838:	f3bf 8f6f 	isb	sy
 800a83c:	f3bf 8f4f 	dsb	sy
 800a840:	623b      	str	r3, [r7, #32]
 800a842:	e7fe      	b.n	800a842 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d009      	beq.n	800a860 <xQueueSemaphoreTake+0x4c>
 800a84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a850:	f383 8811 	msr	BASEPRI, r3
 800a854:	f3bf 8f6f 	isb	sy
 800a858:	f3bf 8f4f 	dsb	sy
 800a85c:	61fb      	str	r3, [r7, #28]
 800a85e:	e7fe      	b.n	800a85e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a860:	f001 f986 	bl	800bb70 <xTaskGetSchedulerState>
 800a864:	4603      	mov	r3, r0
 800a866:	2b00      	cmp	r3, #0
 800a868:	d102      	bne.n	800a870 <xQueueSemaphoreTake+0x5c>
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <xQueueSemaphoreTake+0x60>
 800a870:	2301      	movs	r3, #1
 800a872:	e000      	b.n	800a876 <xQueueSemaphoreTake+0x62>
 800a874:	2300      	movs	r3, #0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d109      	bne.n	800a88e <xQueueSemaphoreTake+0x7a>
 800a87a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87e:	f383 8811 	msr	BASEPRI, r3
 800a882:	f3bf 8f6f 	isb	sy
 800a886:	f3bf 8f4f 	dsb	sy
 800a88a:	61bb      	str	r3, [r7, #24]
 800a88c:	e7fe      	b.n	800a88c <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a88e:	f001 ffb5 	bl	800c7fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a896:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d024      	beq.n	800a8e8 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a0:	1e5a      	subs	r2, r3, #1
 800a8a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a4:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d104      	bne.n	800a8b8 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a8ae:	f001 fad1 	bl	800be54 <pvTaskIncrementMutexHeldCount>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8b6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d00f      	beq.n	800a8e0 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c2:	3310      	adds	r3, #16
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f000 ff8d 	bl	800b7e4 <xTaskRemoveFromEventList>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d007      	beq.n	800a8e0 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a8d0:	4b53      	ldr	r3, [pc, #332]	; (800aa20 <xQueueSemaphoreTake+0x20c>)
 800a8d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8d6:	601a      	str	r2, [r3, #0]
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a8e0:	f001 ffba 	bl	800c858 <vPortExitCritical>
				return pdPASS;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e096      	b.n	800aa16 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d110      	bne.n	800a910 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d009      	beq.n	800a908 <xQueueSemaphoreTake+0xf4>
 800a8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f8:	f383 8811 	msr	BASEPRI, r3
 800a8fc:	f3bf 8f6f 	isb	sy
 800a900:	f3bf 8f4f 	dsb	sy
 800a904:	617b      	str	r3, [r7, #20]
 800a906:	e7fe      	b.n	800a906 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a908:	f001 ffa6 	bl	800c858 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a90c:	2300      	movs	r3, #0
 800a90e:	e082      	b.n	800aa16 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a912:	2b00      	cmp	r3, #0
 800a914:	d106      	bne.n	800a924 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a916:	f107 030c 	add.w	r3, r7, #12
 800a91a:	4618      	mov	r0, r3
 800a91c:	f000 ffc4 	bl	800b8a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a920:	2301      	movs	r3, #1
 800a922:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a924:	f001 ff98 	bl	800c858 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a928:	f000 fd2e 	bl	800b388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a92c:	f001 ff66 	bl	800c7fc <vPortEnterCritical>
 800a930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a932:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a936:	b25b      	sxtb	r3, r3
 800a938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a93c:	d103      	bne.n	800a946 <xQueueSemaphoreTake+0x132>
 800a93e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a940:	2200      	movs	r2, #0
 800a942:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a94c:	b25b      	sxtb	r3, r3
 800a94e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a952:	d103      	bne.n	800a95c <xQueueSemaphoreTake+0x148>
 800a954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a956:	2200      	movs	r2, #0
 800a958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a95c:	f001 ff7c 	bl	800c858 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a960:	463a      	mov	r2, r7
 800a962:	f107 030c 	add.w	r3, r7, #12
 800a966:	4611      	mov	r1, r2
 800a968:	4618      	mov	r0, r3
 800a96a:	f000 ffb3 	bl	800b8d4 <xTaskCheckForTimeOut>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d132      	bne.n	800a9da <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a974:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a976:	f000 f9cc 	bl	800ad12 <prvIsQueueEmpty>
 800a97a:	4603      	mov	r3, r0
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d026      	beq.n	800a9ce <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d109      	bne.n	800a99c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800a988:	f001 ff38 	bl	800c7fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a98e:	689b      	ldr	r3, [r3, #8]
 800a990:	4618      	mov	r0, r3
 800a992:	f001 f90b 	bl	800bbac <xTaskPriorityInherit>
 800a996:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a998:	f001 ff5e 	bl	800c858 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a99c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a99e:	3324      	adds	r3, #36	; 0x24
 800a9a0:	683a      	ldr	r2, [r7, #0]
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f000 fecf 	bl	800b748 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a9aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9ac:	f000 f95f 	bl	800ac6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a9b0:	f000 fcf8 	bl	800b3a4 <xTaskResumeAll>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	f47f af69 	bne.w	800a88e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800a9bc:	4b18      	ldr	r3, [pc, #96]	; (800aa20 <xQueueSemaphoreTake+0x20c>)
 800a9be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9c2:	601a      	str	r2, [r3, #0]
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	f3bf 8f6f 	isb	sy
 800a9cc:	e75f      	b.n	800a88e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a9ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9d0:	f000 f94d 	bl	800ac6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a9d4:	f000 fce6 	bl	800b3a4 <xTaskResumeAll>
 800a9d8:	e759      	b.n	800a88e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a9da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9dc:	f000 f947 	bl	800ac6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a9e0:	f000 fce0 	bl	800b3a4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a9e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9e6:	f000 f994 	bl	800ad12 <prvIsQueueEmpty>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f43f af4e 	beq.w	800a88e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d00d      	beq.n	800aa14 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800a9f8:	f001 ff00 	bl	800c7fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a9fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9fe:	f000 f88e 	bl	800ab1e <prvGetDisinheritPriorityAfterTimeout>
 800aa02:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aa04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f001 f9a2 	bl	800bd54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aa10:	f001 ff22 	bl	800c858 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aa14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3738      	adds	r7, #56	; 0x38
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	e000ed04 	.word	0xe000ed04

0800aa24 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b08e      	sub	sp, #56	; 0x38
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d109      	bne.n	800aa4e <xQueueReceiveFromISR+0x2a>
 800aa3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3e:	f383 8811 	msr	BASEPRI, r3
 800aa42:	f3bf 8f6f 	isb	sy
 800aa46:	f3bf 8f4f 	dsb	sy
 800aa4a:	623b      	str	r3, [r7, #32]
 800aa4c:	e7fe      	b.n	800aa4c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d103      	bne.n	800aa5c <xQueueReceiveFromISR+0x38>
 800aa54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d101      	bne.n	800aa60 <xQueueReceiveFromISR+0x3c>
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e000      	b.n	800aa62 <xQueueReceiveFromISR+0x3e>
 800aa60:	2300      	movs	r3, #0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d109      	bne.n	800aa7a <xQueueReceiveFromISR+0x56>
 800aa66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6a:	f383 8811 	msr	BASEPRI, r3
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	61fb      	str	r3, [r7, #28]
 800aa78:	e7fe      	b.n	800aa78 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa7a:	f001 ff9b 	bl	800c9b4 <vPortValidateInterruptPriority>
	__asm volatile
 800aa7e:	f3ef 8211 	mrs	r2, BASEPRI
 800aa82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	61ba      	str	r2, [r7, #24]
 800aa94:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aa96:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa98:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa9e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aaa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d02f      	beq.n	800ab06 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aaac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aab0:	68b9      	ldr	r1, [r7, #8]
 800aab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aab4:	f000 f8b5 	bl	800ac22 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaba:	1e5a      	subs	r2, r3, #1
 800aabc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aabe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800aac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aac8:	d112      	bne.n	800aaf0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aaca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d016      	beq.n	800ab00 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	3310      	adds	r3, #16
 800aad6:	4618      	mov	r0, r3
 800aad8:	f000 fe84 	bl	800b7e4 <xTaskRemoveFromEventList>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00e      	beq.n	800ab00 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d00b      	beq.n	800ab00 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2201      	movs	r2, #1
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	e007      	b.n	800ab00 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800aaf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	b25a      	sxtb	r2, r3
 800aafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ab00:	2301      	movs	r3, #1
 800ab02:	637b      	str	r3, [r7, #52]	; 0x34
 800ab04:	e001      	b.n	800ab0a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800ab06:	2300      	movs	r3, #0
 800ab08:	637b      	str	r3, [r7, #52]	; 0x34
 800ab0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab0c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ab14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3738      	adds	r7, #56	; 0x38
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}

0800ab1e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ab1e:	b480      	push	{r7}
 800ab20:	b085      	sub	sp, #20
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d006      	beq.n	800ab3c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800ab38:	60fb      	str	r3, [r7, #12]
 800ab3a:	e001      	b.n	800ab40 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ab40:	68fb      	ldr	r3, [r7, #12]
	}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3714      	adds	r7, #20
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr

0800ab4e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b086      	sub	sp, #24
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	60f8      	str	r0, [r7, #12]
 800ab56:	60b9      	str	r1, [r7, #8]
 800ab58:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab62:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10d      	bne.n	800ab88 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d14d      	bne.n	800ac10 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f001 f87f 	bl	800bc7c <xTaskPriorityDisinherit>
 800ab7e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2200      	movs	r2, #0
 800ab84:	609a      	str	r2, [r3, #8]
 800ab86:	e043      	b.n	800ac10 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d119      	bne.n	800abc2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	6858      	ldr	r0, [r3, #4]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab96:	461a      	mov	r2, r3
 800ab98:	68b9      	ldr	r1, [r7, #8]
 800ab9a:	f002 fec3 	bl	800d924 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	685a      	ldr	r2, [r3, #4]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aba6:	441a      	add	r2, r3
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	685a      	ldr	r2, [r3, #4]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d32b      	bcc.n	800ac10 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	605a      	str	r2, [r3, #4]
 800abc0:	e026      	b.n	800ac10 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	68d8      	ldr	r0, [r3, #12]
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abca:	461a      	mov	r2, r3
 800abcc:	68b9      	ldr	r1, [r7, #8]
 800abce:	f002 fea9 	bl	800d924 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	68da      	ldr	r2, [r3, #12]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abda:	425b      	negs	r3, r3
 800abdc:	441a      	add	r2, r3
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	68da      	ldr	r2, [r3, #12]
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	429a      	cmp	r2, r3
 800abec:	d207      	bcs.n	800abfe <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	689a      	ldr	r2, [r3, #8]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf6:	425b      	negs	r3, r3
 800abf8:	441a      	add	r2, r3
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2b02      	cmp	r3, #2
 800ac02:	d105      	bne.n	800ac10 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d002      	beq.n	800ac10 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	3b01      	subs	r3, #1
 800ac0e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	1c5a      	adds	r2, r3, #1
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ac18:	697b      	ldr	r3, [r7, #20]
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3718      	adds	r7, #24
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}

0800ac22 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b082      	sub	sp, #8
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
 800ac2a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d018      	beq.n	800ac66 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	68da      	ldr	r2, [r3, #12]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac3c:	441a      	add	r2, r3
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	68da      	ldr	r2, [r3, #12]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d303      	bcc.n	800ac56 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	68d9      	ldr	r1, [r3, #12]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac5e:	461a      	mov	r2, r3
 800ac60:	6838      	ldr	r0, [r7, #0]
 800ac62:	f002 fe5f 	bl	800d924 <memcpy>
	}
}
 800ac66:	bf00      	nop
 800ac68:	3708      	adds	r7, #8
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b084      	sub	sp, #16
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ac76:	f001 fdc1 	bl	800c7fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac80:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ac82:	e011      	b.n	800aca8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d012      	beq.n	800acb2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	3324      	adds	r3, #36	; 0x24
 800ac90:	4618      	mov	r0, r3
 800ac92:	f000 fda7 	bl	800b7e4 <xTaskRemoveFromEventList>
 800ac96:	4603      	mov	r3, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d001      	beq.n	800aca0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ac9c:	f000 fe7a 	bl	800b994 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aca0:	7bfb      	ldrb	r3, [r7, #15]
 800aca2:	3b01      	subs	r3, #1
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acac:	2b00      	cmp	r3, #0
 800acae:	dce9      	bgt.n	800ac84 <prvUnlockQueue+0x16>
 800acb0:	e000      	b.n	800acb4 <prvUnlockQueue+0x46>
					break;
 800acb2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	22ff      	movs	r2, #255	; 0xff
 800acb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800acbc:	f001 fdcc 	bl	800c858 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800acc0:	f001 fd9c 	bl	800c7fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800acca:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800accc:	e011      	b.n	800acf2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	691b      	ldr	r3, [r3, #16]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d012      	beq.n	800acfc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	3310      	adds	r3, #16
 800acda:	4618      	mov	r0, r3
 800acdc:	f000 fd82 	bl	800b7e4 <xTaskRemoveFromEventList>
 800ace0:	4603      	mov	r3, r0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d001      	beq.n	800acea <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ace6:	f000 fe55 	bl	800b994 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800acea:	7bbb      	ldrb	r3, [r7, #14]
 800acec:	3b01      	subs	r3, #1
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	dce9      	bgt.n	800acce <prvUnlockQueue+0x60>
 800acfa:	e000      	b.n	800acfe <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800acfc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	22ff      	movs	r2, #255	; 0xff
 800ad02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ad06:	f001 fda7 	bl	800c858 <vPortExitCritical>
}
 800ad0a:	bf00      	nop
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b084      	sub	sp, #16
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad1a:	f001 fd6f 	bl	800c7fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d102      	bne.n	800ad2c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ad26:	2301      	movs	r3, #1
 800ad28:	60fb      	str	r3, [r7, #12]
 800ad2a:	e001      	b.n	800ad30 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad30:	f001 fd92 	bl	800c858 <vPortExitCritical>

	return xReturn;
 800ad34:	68fb      	ldr	r3, [r7, #12]
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad46:	f001 fd59 	bl	800c7fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d102      	bne.n	800ad5c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ad56:	2301      	movs	r3, #1
 800ad58:	60fb      	str	r3, [r7, #12]
 800ad5a:	e001      	b.n	800ad60 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad60:	f001 fd7a 	bl	800c858 <vPortExitCritical>

	return xReturn;
 800ad64:	68fb      	ldr	r3, [r7, #12]
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3710      	adds	r7, #16
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
	...

0800ad70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ad70:	b480      	push	{r7}
 800ad72:	b085      	sub	sp, #20
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	60fb      	str	r3, [r7, #12]
 800ad7e:	e014      	b.n	800adaa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ad80:	4a0e      	ldr	r2, [pc, #56]	; (800adbc <vQueueAddToRegistry+0x4c>)
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d10b      	bne.n	800ada4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ad8c:	490b      	ldr	r1, [pc, #44]	; (800adbc <vQueueAddToRegistry+0x4c>)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	683a      	ldr	r2, [r7, #0]
 800ad92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ad96:	4a09      	ldr	r2, [pc, #36]	; (800adbc <vQueueAddToRegistry+0x4c>)
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	00db      	lsls	r3, r3, #3
 800ad9c:	4413      	add	r3, r2
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ada2:	e005      	b.n	800adb0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	3301      	adds	r3, #1
 800ada8:	60fb      	str	r3, [r7, #12]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2b07      	cmp	r3, #7
 800adae:	d9e7      	bls.n	800ad80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800adb0:	bf00      	nop
 800adb2:	3714      	adds	r7, #20
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr
 800adbc:	2000c104 	.word	0x2000c104

0800adc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800add0:	f001 fd14 	bl	800c7fc <vPortEnterCritical>
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adda:	b25b      	sxtb	r3, r3
 800addc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ade0:	d103      	bne.n	800adea <vQueueWaitForMessageRestricted+0x2a>
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adf0:	b25b      	sxtb	r3, r3
 800adf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf6:	d103      	bne.n	800ae00 <vQueueWaitForMessageRestricted+0x40>
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	2200      	movs	r2, #0
 800adfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae00:	f001 fd2a 	bl	800c858 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d106      	bne.n	800ae1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	3324      	adds	r3, #36	; 0x24
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	68b9      	ldr	r1, [r7, #8]
 800ae14:	4618      	mov	r0, r3
 800ae16:	f000 fcbb 	bl	800b790 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ae1a:	6978      	ldr	r0, [r7, #20]
 800ae1c:	f7ff ff27 	bl	800ac6e <prvUnlockQueue>
	}
 800ae20:	bf00      	nop
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b08e      	sub	sp, #56	; 0x38
 800ae2c:	af04      	add	r7, sp, #16
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	607a      	str	r2, [r7, #4]
 800ae34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ae36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d109      	bne.n	800ae50 <xTaskCreateStatic+0x28>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	623b      	str	r3, [r7, #32]
 800ae4e:	e7fe      	b.n	800ae4e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800ae50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d109      	bne.n	800ae6a <xTaskCreateStatic+0x42>
 800ae56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5a:	f383 8811 	msr	BASEPRI, r3
 800ae5e:	f3bf 8f6f 	isb	sy
 800ae62:	f3bf 8f4f 	dsb	sy
 800ae66:	61fb      	str	r3, [r7, #28]
 800ae68:	e7fe      	b.n	800ae68 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae6a:	235c      	movs	r3, #92	; 0x5c
 800ae6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	2b5c      	cmp	r3, #92	; 0x5c
 800ae72:	d009      	beq.n	800ae88 <xTaskCreateStatic+0x60>
 800ae74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae78:	f383 8811 	msr	BASEPRI, r3
 800ae7c:	f3bf 8f6f 	isb	sy
 800ae80:	f3bf 8f4f 	dsb	sy
 800ae84:	61bb      	str	r3, [r7, #24]
 800ae86:	e7fe      	b.n	800ae86 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ae88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ae8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d01e      	beq.n	800aece <xTaskCreateStatic+0xa6>
 800ae90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d01b      	beq.n	800aece <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae98:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ae9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae9e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea2:	2202      	movs	r2, #2
 800aea4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aea8:	2300      	movs	r3, #0
 800aeaa:	9303      	str	r3, [sp, #12]
 800aeac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeae:	9302      	str	r3, [sp, #8]
 800aeb0:	f107 0314 	add.w	r3, r7, #20
 800aeb4:	9301      	str	r3, [sp, #4]
 800aeb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb8:	9300      	str	r3, [sp, #0]
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	68b9      	ldr	r1, [r7, #8]
 800aec0:	68f8      	ldr	r0, [r7, #12]
 800aec2:	f000 f850 	bl	800af66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aec6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aec8:	f000 f8dc 	bl	800b084 <prvAddNewTaskToReadyList>
 800aecc:	e001      	b.n	800aed2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800aece:	2300      	movs	r3, #0
 800aed0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aed2:	697b      	ldr	r3, [r7, #20]
	}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3728      	adds	r7, #40	; 0x28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b08c      	sub	sp, #48	; 0x30
 800aee0:	af04      	add	r7, sp, #16
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	4613      	mov	r3, r2
 800aeea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aeec:	88fb      	ldrh	r3, [r7, #6]
 800aeee:	009b      	lsls	r3, r3, #2
 800aef0:	4618      	mov	r0, r3
 800aef2:	f001 fd9d 	bl	800ca30 <pvPortMalloc>
 800aef6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00e      	beq.n	800af1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aefe:	205c      	movs	r0, #92	; 0x5c
 800af00:	f001 fd96 	bl	800ca30 <pvPortMalloc>
 800af04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800af06:	69fb      	ldr	r3, [r7, #28]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d003      	beq.n	800af14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	697a      	ldr	r2, [r7, #20]
 800af10:	631a      	str	r2, [r3, #48]	; 0x30
 800af12:	e005      	b.n	800af20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800af14:	6978      	ldr	r0, [r7, #20]
 800af16:	f001 fe4d 	bl	800cbb4 <vPortFree>
 800af1a:	e001      	b.n	800af20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800af1c:	2300      	movs	r3, #0
 800af1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d017      	beq.n	800af56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	2200      	movs	r2, #0
 800af2a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af2e:	88fa      	ldrh	r2, [r7, #6]
 800af30:	2300      	movs	r3, #0
 800af32:	9303      	str	r3, [sp, #12]
 800af34:	69fb      	ldr	r3, [r7, #28]
 800af36:	9302      	str	r3, [sp, #8]
 800af38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af3a:	9301      	str	r3, [sp, #4]
 800af3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af3e:	9300      	str	r3, [sp, #0]
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	68b9      	ldr	r1, [r7, #8]
 800af44:	68f8      	ldr	r0, [r7, #12]
 800af46:	f000 f80e 	bl	800af66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af4a:	69f8      	ldr	r0, [r7, #28]
 800af4c:	f000 f89a 	bl	800b084 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af50:	2301      	movs	r3, #1
 800af52:	61bb      	str	r3, [r7, #24]
 800af54:	e002      	b.n	800af5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af56:	f04f 33ff 	mov.w	r3, #4294967295
 800af5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af5c:	69bb      	ldr	r3, [r7, #24]
	}
 800af5e:	4618      	mov	r0, r3
 800af60:	3720      	adds	r7, #32
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b088      	sub	sp, #32
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	60f8      	str	r0, [r7, #12]
 800af6e:	60b9      	str	r1, [r7, #8]
 800af70:	607a      	str	r2, [r7, #4]
 800af72:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800af74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af76:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	009b      	lsls	r3, r3, #2
 800af7c:	461a      	mov	r2, r3
 800af7e:	21a5      	movs	r1, #165	; 0xa5
 800af80:	f002 fcdb 	bl	800d93a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800af84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800af8e:	3b01      	subs	r3, #1
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	4413      	add	r3, r2
 800af94:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	f023 0307 	bic.w	r3, r3, #7
 800af9c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	f003 0307 	and.w	r3, r3, #7
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d009      	beq.n	800afbc <prvInitialiseNewTask+0x56>
 800afa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afac:	f383 8811 	msr	BASEPRI, r3
 800afb0:	f3bf 8f6f 	isb	sy
 800afb4:	f3bf 8f4f 	dsb	sy
 800afb8:	617b      	str	r3, [r7, #20]
 800afba:	e7fe      	b.n	800afba <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d01f      	beq.n	800b002 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afc2:	2300      	movs	r3, #0
 800afc4:	61fb      	str	r3, [r7, #28]
 800afc6:	e012      	b.n	800afee <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800afc8:	68ba      	ldr	r2, [r7, #8]
 800afca:	69fb      	ldr	r3, [r7, #28]
 800afcc:	4413      	add	r3, r2
 800afce:	7819      	ldrb	r1, [r3, #0]
 800afd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afd2:	69fb      	ldr	r3, [r7, #28]
 800afd4:	4413      	add	r3, r2
 800afd6:	3334      	adds	r3, #52	; 0x34
 800afd8:	460a      	mov	r2, r1
 800afda:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	4413      	add	r3, r2
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d006      	beq.n	800aff6 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afe8:	69fb      	ldr	r3, [r7, #28]
 800afea:	3301      	adds	r3, #1
 800afec:	61fb      	str	r3, [r7, #28]
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	2b0f      	cmp	r3, #15
 800aff2:	d9e9      	bls.n	800afc8 <prvInitialiseNewTask+0x62>
 800aff4:	e000      	b.n	800aff8 <prvInitialiseNewTask+0x92>
			{
				break;
 800aff6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800affa:	2200      	movs	r2, #0
 800affc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b000:	e003      	b.n	800b00a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b004:	2200      	movs	r2, #0
 800b006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00c:	2b37      	cmp	r3, #55	; 0x37
 800b00e:	d901      	bls.n	800b014 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b010:	2337      	movs	r3, #55	; 0x37
 800b012:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b018:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b01e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b022:	2200      	movs	r2, #0
 800b024:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b028:	3304      	adds	r3, #4
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe ff02 	bl	8009e34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b032:	3318      	adds	r3, #24
 800b034:	4618      	mov	r0, r3
 800b036:	f7fe fefd 	bl	8009e34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b03e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b04a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b04e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b052:	2200      	movs	r2, #0
 800b054:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	68f9      	ldr	r1, [r7, #12]
 800b062:	69b8      	ldr	r0, [r7, #24]
 800b064:	f001 faa4 	bl	800c5b0 <pxPortInitialiseStack>
 800b068:	4602      	mov	r2, r0
 800b06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b070:	2b00      	cmp	r3, #0
 800b072:	d002      	beq.n	800b07a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b076:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b07a:	bf00      	nop
 800b07c:	3720      	adds	r7, #32
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
	...

0800b084 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b08c:	f001 fbb6 	bl	800c7fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b090:	4b2d      	ldr	r3, [pc, #180]	; (800b148 <prvAddNewTaskToReadyList+0xc4>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	3301      	adds	r3, #1
 800b096:	4a2c      	ldr	r2, [pc, #176]	; (800b148 <prvAddNewTaskToReadyList+0xc4>)
 800b098:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b09a:	4b2c      	ldr	r3, [pc, #176]	; (800b14c <prvAddNewTaskToReadyList+0xc8>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d109      	bne.n	800b0b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b0a2:	4a2a      	ldr	r2, [pc, #168]	; (800b14c <prvAddNewTaskToReadyList+0xc8>)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b0a8:	4b27      	ldr	r3, [pc, #156]	; (800b148 <prvAddNewTaskToReadyList+0xc4>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d110      	bne.n	800b0d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b0b0:	f000 fc94 	bl	800b9dc <prvInitialiseTaskLists>
 800b0b4:	e00d      	b.n	800b0d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b0b6:	4b26      	ldr	r3, [pc, #152]	; (800b150 <prvAddNewTaskToReadyList+0xcc>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d109      	bne.n	800b0d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b0be:	4b23      	ldr	r3, [pc, #140]	; (800b14c <prvAddNewTaskToReadyList+0xc8>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d802      	bhi.n	800b0d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b0cc:	4a1f      	ldr	r2, [pc, #124]	; (800b14c <prvAddNewTaskToReadyList+0xc8>)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0d2:	4b20      	ldr	r3, [pc, #128]	; (800b154 <prvAddNewTaskToReadyList+0xd0>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	4a1e      	ldr	r2, [pc, #120]	; (800b154 <prvAddNewTaskToReadyList+0xd0>)
 800b0da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b0dc:	4b1d      	ldr	r3, [pc, #116]	; (800b154 <prvAddNewTaskToReadyList+0xd0>)
 800b0de:	681a      	ldr	r2, [r3, #0]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0e8:	4b1b      	ldr	r3, [pc, #108]	; (800b158 <prvAddNewTaskToReadyList+0xd4>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d903      	bls.n	800b0f8 <prvAddNewTaskToReadyList+0x74>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0f4:	4a18      	ldr	r2, [pc, #96]	; (800b158 <prvAddNewTaskToReadyList+0xd4>)
 800b0f6:	6013      	str	r3, [r2, #0]
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0fc:	4613      	mov	r3, r2
 800b0fe:	009b      	lsls	r3, r3, #2
 800b100:	4413      	add	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	4a15      	ldr	r2, [pc, #84]	; (800b15c <prvAddNewTaskToReadyList+0xd8>)
 800b106:	441a      	add	r2, r3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	3304      	adds	r3, #4
 800b10c:	4619      	mov	r1, r3
 800b10e:	4610      	mov	r0, r2
 800b110:	f7fe fe9d 	bl	8009e4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b114:	f001 fba0 	bl	800c858 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b118:	4b0d      	ldr	r3, [pc, #52]	; (800b150 <prvAddNewTaskToReadyList+0xcc>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00e      	beq.n	800b13e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b120:	4b0a      	ldr	r3, [pc, #40]	; (800b14c <prvAddNewTaskToReadyList+0xc8>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d207      	bcs.n	800b13e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b12e:	4b0c      	ldr	r3, [pc, #48]	; (800b160 <prvAddNewTaskToReadyList+0xdc>)
 800b130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b134:	601a      	str	r2, [r3, #0]
 800b136:	f3bf 8f4f 	dsb	sy
 800b13a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b13e:	bf00      	nop
 800b140:	3708      	adds	r7, #8
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}
 800b146:	bf00      	nop
 800b148:	20000da8 	.word	0x20000da8
 800b14c:	200008d4 	.word	0x200008d4
 800b150:	20000db4 	.word	0x20000db4
 800b154:	20000dc4 	.word	0x20000dc4
 800b158:	20000db0 	.word	0x20000db0
 800b15c:	200008d8 	.word	0x200008d8
 800b160:	e000ed04 	.word	0xe000ed04

0800b164 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b164:	b580      	push	{r7, lr}
 800b166:	b08a      	sub	sp, #40	; 0x28
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b16e:	2300      	movs	r3, #0
 800b170:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d109      	bne.n	800b18c <vTaskDelayUntil+0x28>
 800b178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b17c:	f383 8811 	msr	BASEPRI, r3
 800b180:	f3bf 8f6f 	isb	sy
 800b184:	f3bf 8f4f 	dsb	sy
 800b188:	617b      	str	r3, [r7, #20]
 800b18a:	e7fe      	b.n	800b18a <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d109      	bne.n	800b1a6 <vTaskDelayUntil+0x42>
 800b192:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b196:	f383 8811 	msr	BASEPRI, r3
 800b19a:	f3bf 8f6f 	isb	sy
 800b19e:	f3bf 8f4f 	dsb	sy
 800b1a2:	613b      	str	r3, [r7, #16]
 800b1a4:	e7fe      	b.n	800b1a4 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 800b1a6:	4b29      	ldr	r3, [pc, #164]	; (800b24c <vTaskDelayUntil+0xe8>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d009      	beq.n	800b1c2 <vTaskDelayUntil+0x5e>
 800b1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b2:	f383 8811 	msr	BASEPRI, r3
 800b1b6:	f3bf 8f6f 	isb	sy
 800b1ba:	f3bf 8f4f 	dsb	sy
 800b1be:	60fb      	str	r3, [r7, #12]
 800b1c0:	e7fe      	b.n	800b1c0 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800b1c2:	f000 f8e1 	bl	800b388 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b1c6:	4b22      	ldr	r3, [pc, #136]	; (800b250 <vTaskDelayUntil+0xec>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	683a      	ldr	r2, [r7, #0]
 800b1d2:	4413      	add	r3, r2
 800b1d4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	6a3a      	ldr	r2, [r7, #32]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d20b      	bcs.n	800b1f8 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	69fa      	ldr	r2, [r7, #28]
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d211      	bcs.n	800b20e <vTaskDelayUntil+0xaa>
 800b1ea:	69fa      	ldr	r2, [r7, #28]
 800b1ec:	6a3b      	ldr	r3, [r7, #32]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d90d      	bls.n	800b20e <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	627b      	str	r3, [r7, #36]	; 0x24
 800b1f6:	e00a      	b.n	800b20e <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	69fa      	ldr	r2, [r7, #28]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d303      	bcc.n	800b20a <vTaskDelayUntil+0xa6>
 800b202:	69fa      	ldr	r2, [r7, #28]
 800b204:	6a3b      	ldr	r3, [r7, #32]
 800b206:	429a      	cmp	r2, r3
 800b208:	d901      	bls.n	800b20e <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800b20a:	2301      	movs	r3, #1
 800b20c:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	69fa      	ldr	r2, [r7, #28]
 800b212:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b216:	2b00      	cmp	r3, #0
 800b218:	d006      	beq.n	800b228 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b21a:	69fa      	ldr	r2, [r7, #28]
 800b21c:	6a3b      	ldr	r3, [r7, #32]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	2100      	movs	r1, #0
 800b222:	4618      	mov	r0, r3
 800b224:	f000 fe2a 	bl	800be7c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b228:	f000 f8bc 	bl	800b3a4 <xTaskResumeAll>
 800b22c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d107      	bne.n	800b244 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 800b234:	4b07      	ldr	r3, [pc, #28]	; (800b254 <vTaskDelayUntil+0xf0>)
 800b236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b23a:	601a      	str	r2, [r3, #0]
 800b23c:	f3bf 8f4f 	dsb	sy
 800b240:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b244:	bf00      	nop
 800b246:	3728      	adds	r7, #40	; 0x28
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}
 800b24c:	20000dd0 	.word	0x20000dd0
 800b250:	20000dac 	.word	0x20000dac
 800b254:	e000ed04 	.word	0xe000ed04

0800b258 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b260:	2300      	movs	r3, #0
 800b262:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d016      	beq.n	800b298 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b26a:	4b13      	ldr	r3, [pc, #76]	; (800b2b8 <vTaskDelay+0x60>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d009      	beq.n	800b286 <vTaskDelay+0x2e>
 800b272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b276:	f383 8811 	msr	BASEPRI, r3
 800b27a:	f3bf 8f6f 	isb	sy
 800b27e:	f3bf 8f4f 	dsb	sy
 800b282:	60bb      	str	r3, [r7, #8]
 800b284:	e7fe      	b.n	800b284 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b286:	f000 f87f 	bl	800b388 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b28a:	2100      	movs	r1, #0
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 fdf5 	bl	800be7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b292:	f000 f887 	bl	800b3a4 <xTaskResumeAll>
 800b296:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d107      	bne.n	800b2ae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b29e:	4b07      	ldr	r3, [pc, #28]	; (800b2bc <vTaskDelay+0x64>)
 800b2a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2a4:	601a      	str	r2, [r3, #0]
 800b2a6:	f3bf 8f4f 	dsb	sy
 800b2aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2ae:	bf00      	nop
 800b2b0:	3710      	adds	r7, #16
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	20000dd0 	.word	0x20000dd0
 800b2bc:	e000ed04 	.word	0xe000ed04

0800b2c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b08a      	sub	sp, #40	; 0x28
 800b2c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b2ce:	463a      	mov	r2, r7
 800b2d0:	1d39      	adds	r1, r7, #4
 800b2d2:	f107 0308 	add.w	r3, r7, #8
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7fe fd58 	bl	8009d8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b2dc:	6839      	ldr	r1, [r7, #0]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68ba      	ldr	r2, [r7, #8]
 800b2e2:	9202      	str	r2, [sp, #8]
 800b2e4:	9301      	str	r3, [sp, #4]
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	9300      	str	r3, [sp, #0]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	460a      	mov	r2, r1
 800b2ee:	4920      	ldr	r1, [pc, #128]	; (800b370 <vTaskStartScheduler+0xb0>)
 800b2f0:	4820      	ldr	r0, [pc, #128]	; (800b374 <vTaskStartScheduler+0xb4>)
 800b2f2:	f7ff fd99 	bl	800ae28 <xTaskCreateStatic>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	4b1f      	ldr	r3, [pc, #124]	; (800b378 <vTaskStartScheduler+0xb8>)
 800b2fa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b2fc:	4b1e      	ldr	r3, [pc, #120]	; (800b378 <vTaskStartScheduler+0xb8>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d002      	beq.n	800b30a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b304:	2301      	movs	r3, #1
 800b306:	617b      	str	r3, [r7, #20]
 800b308:	e001      	b.n	800b30e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b30a:	2300      	movs	r3, #0
 800b30c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	2b01      	cmp	r3, #1
 800b312:	d102      	bne.n	800b31a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b314:	f000 fe06 	bl	800bf24 <xTimerCreateTimerTask>
 800b318:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d115      	bne.n	800b34c <vTaskStartScheduler+0x8c>
 800b320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b324:	f383 8811 	msr	BASEPRI, r3
 800b328:	f3bf 8f6f 	isb	sy
 800b32c:	f3bf 8f4f 	dsb	sy
 800b330:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b332:	4b12      	ldr	r3, [pc, #72]	; (800b37c <vTaskStartScheduler+0xbc>)
 800b334:	f04f 32ff 	mov.w	r2, #4294967295
 800b338:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b33a:	4b11      	ldr	r3, [pc, #68]	; (800b380 <vTaskStartScheduler+0xc0>)
 800b33c:	2201      	movs	r2, #1
 800b33e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b340:	4b10      	ldr	r3, [pc, #64]	; (800b384 <vTaskStartScheduler+0xc4>)
 800b342:	2200      	movs	r2, #0
 800b344:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b346:	f001 f9bb 	bl	800c6c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b34a:	e00d      	b.n	800b368 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b352:	d109      	bne.n	800b368 <vTaskStartScheduler+0xa8>
 800b354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	60fb      	str	r3, [r7, #12]
 800b366:	e7fe      	b.n	800b366 <vTaskStartScheduler+0xa6>
}
 800b368:	bf00      	nop
 800b36a:	3718      	adds	r7, #24
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	0800e2c4 	.word	0x0800e2c4
 800b374:	0800b9ad 	.word	0x0800b9ad
 800b378:	20000dcc 	.word	0x20000dcc
 800b37c:	20000dc8 	.word	0x20000dc8
 800b380:	20000db4 	.word	0x20000db4
 800b384:	20000dac 	.word	0x20000dac

0800b388 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b388:	b480      	push	{r7}
 800b38a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b38c:	4b04      	ldr	r3, [pc, #16]	; (800b3a0 <vTaskSuspendAll+0x18>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	3301      	adds	r3, #1
 800b392:	4a03      	ldr	r2, [pc, #12]	; (800b3a0 <vTaskSuspendAll+0x18>)
 800b394:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b396:	bf00      	nop
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	20000dd0 	.word	0x20000dd0

0800b3a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b3b2:	4b41      	ldr	r3, [pc, #260]	; (800b4b8 <xTaskResumeAll+0x114>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d109      	bne.n	800b3ce <xTaskResumeAll+0x2a>
 800b3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3be:	f383 8811 	msr	BASEPRI, r3
 800b3c2:	f3bf 8f6f 	isb	sy
 800b3c6:	f3bf 8f4f 	dsb	sy
 800b3ca:	603b      	str	r3, [r7, #0]
 800b3cc:	e7fe      	b.n	800b3cc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3ce:	f001 fa15 	bl	800c7fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3d2:	4b39      	ldr	r3, [pc, #228]	; (800b4b8 <xTaskResumeAll+0x114>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	4a37      	ldr	r2, [pc, #220]	; (800b4b8 <xTaskResumeAll+0x114>)
 800b3da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3dc:	4b36      	ldr	r3, [pc, #216]	; (800b4b8 <xTaskResumeAll+0x114>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d162      	bne.n	800b4aa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3e4:	4b35      	ldr	r3, [pc, #212]	; (800b4bc <xTaskResumeAll+0x118>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d05e      	beq.n	800b4aa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3ec:	e02f      	b.n	800b44e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3ee:	4b34      	ldr	r3, [pc, #208]	; (800b4c0 <xTaskResumeAll+0x11c>)
 800b3f0:	68db      	ldr	r3, [r3, #12]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	3318      	adds	r3, #24
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7fe fd84 	bl	8009f08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	3304      	adds	r3, #4
 800b404:	4618      	mov	r0, r3
 800b406:	f7fe fd7f 	bl	8009f08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b40e:	4b2d      	ldr	r3, [pc, #180]	; (800b4c4 <xTaskResumeAll+0x120>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	429a      	cmp	r2, r3
 800b414:	d903      	bls.n	800b41e <xTaskResumeAll+0x7a>
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b41a:	4a2a      	ldr	r2, [pc, #168]	; (800b4c4 <xTaskResumeAll+0x120>)
 800b41c:	6013      	str	r3, [r2, #0]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b422:	4613      	mov	r3, r2
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	4413      	add	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4a27      	ldr	r2, [pc, #156]	; (800b4c8 <xTaskResumeAll+0x124>)
 800b42c:	441a      	add	r2, r3
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	3304      	adds	r3, #4
 800b432:	4619      	mov	r1, r3
 800b434:	4610      	mov	r0, r2
 800b436:	f7fe fd0a 	bl	8009e4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b43e:	4b23      	ldr	r3, [pc, #140]	; (800b4cc <xTaskResumeAll+0x128>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b444:	429a      	cmp	r2, r3
 800b446:	d302      	bcc.n	800b44e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b448:	4b21      	ldr	r3, [pc, #132]	; (800b4d0 <xTaskResumeAll+0x12c>)
 800b44a:	2201      	movs	r2, #1
 800b44c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b44e:	4b1c      	ldr	r3, [pc, #112]	; (800b4c0 <xTaskResumeAll+0x11c>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d1cb      	bne.n	800b3ee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d001      	beq.n	800b460 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b45c:	f000 fb58 	bl	800bb10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b460:	4b1c      	ldr	r3, [pc, #112]	; (800b4d4 <xTaskResumeAll+0x130>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d010      	beq.n	800b48e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b46c:	f000 f858 	bl	800b520 <xTaskIncrementTick>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d002      	beq.n	800b47c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b476:	4b16      	ldr	r3, [pc, #88]	; (800b4d0 <xTaskResumeAll+0x12c>)
 800b478:	2201      	movs	r2, #1
 800b47a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	3b01      	subs	r3, #1
 800b480:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d1f1      	bne.n	800b46c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b488:	4b12      	ldr	r3, [pc, #72]	; (800b4d4 <xTaskResumeAll+0x130>)
 800b48a:	2200      	movs	r2, #0
 800b48c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b48e:	4b10      	ldr	r3, [pc, #64]	; (800b4d0 <xTaskResumeAll+0x12c>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d009      	beq.n	800b4aa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b496:	2301      	movs	r3, #1
 800b498:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b49a:	4b0f      	ldr	r3, [pc, #60]	; (800b4d8 <xTaskResumeAll+0x134>)
 800b49c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4a0:	601a      	str	r2, [r3, #0]
 800b4a2:	f3bf 8f4f 	dsb	sy
 800b4a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4aa:	f001 f9d5 	bl	800c858 <vPortExitCritical>

	return xAlreadyYielded;
 800b4ae:	68bb      	ldr	r3, [r7, #8]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3710      	adds	r7, #16
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	20000dd0 	.word	0x20000dd0
 800b4bc:	20000da8 	.word	0x20000da8
 800b4c0:	20000d68 	.word	0x20000d68
 800b4c4:	20000db0 	.word	0x20000db0
 800b4c8:	200008d8 	.word	0x200008d8
 800b4cc:	200008d4 	.word	0x200008d4
 800b4d0:	20000dbc 	.word	0x20000dbc
 800b4d4:	20000db8 	.word	0x20000db8
 800b4d8:	e000ed04 	.word	0xe000ed04

0800b4dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b083      	sub	sp, #12
 800b4e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b4e2:	4b05      	ldr	r3, [pc, #20]	; (800b4f8 <xTaskGetTickCount+0x1c>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b4e8:	687b      	ldr	r3, [r7, #4]
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	370c      	adds	r7, #12
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f4:	4770      	bx	lr
 800b4f6:	bf00      	nop
 800b4f8:	20000dac 	.word	0x20000dac

0800b4fc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b082      	sub	sp, #8
 800b500:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b502:	f001 fa57 	bl	800c9b4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b506:	2300      	movs	r3, #0
 800b508:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b50a:	4b04      	ldr	r3, [pc, #16]	; (800b51c <xTaskGetTickCountFromISR+0x20>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b510:	683b      	ldr	r3, [r7, #0]
}
 800b512:	4618      	mov	r0, r3
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	20000dac 	.word	0x20000dac

0800b520 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b086      	sub	sp, #24
 800b524:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b526:	2300      	movs	r3, #0
 800b528:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b52a:	4b4e      	ldr	r3, [pc, #312]	; (800b664 <xTaskIncrementTick+0x144>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	f040 8088 	bne.w	800b644 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b534:	4b4c      	ldr	r3, [pc, #304]	; (800b668 <xTaskIncrementTick+0x148>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	3301      	adds	r3, #1
 800b53a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b53c:	4a4a      	ldr	r2, [pc, #296]	; (800b668 <xTaskIncrementTick+0x148>)
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b542:	693b      	ldr	r3, [r7, #16]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d11f      	bne.n	800b588 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b548:	4b48      	ldr	r3, [pc, #288]	; (800b66c <xTaskIncrementTick+0x14c>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d009      	beq.n	800b566 <xTaskIncrementTick+0x46>
 800b552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b556:	f383 8811 	msr	BASEPRI, r3
 800b55a:	f3bf 8f6f 	isb	sy
 800b55e:	f3bf 8f4f 	dsb	sy
 800b562:	603b      	str	r3, [r7, #0]
 800b564:	e7fe      	b.n	800b564 <xTaskIncrementTick+0x44>
 800b566:	4b41      	ldr	r3, [pc, #260]	; (800b66c <xTaskIncrementTick+0x14c>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	60fb      	str	r3, [r7, #12]
 800b56c:	4b40      	ldr	r3, [pc, #256]	; (800b670 <xTaskIncrementTick+0x150>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a3e      	ldr	r2, [pc, #248]	; (800b66c <xTaskIncrementTick+0x14c>)
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	4a3e      	ldr	r2, [pc, #248]	; (800b670 <xTaskIncrementTick+0x150>)
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	6013      	str	r3, [r2, #0]
 800b57a:	4b3e      	ldr	r3, [pc, #248]	; (800b674 <xTaskIncrementTick+0x154>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	3301      	adds	r3, #1
 800b580:	4a3c      	ldr	r2, [pc, #240]	; (800b674 <xTaskIncrementTick+0x154>)
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	f000 fac4 	bl	800bb10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b588:	4b3b      	ldr	r3, [pc, #236]	; (800b678 <xTaskIncrementTick+0x158>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	693a      	ldr	r2, [r7, #16]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d349      	bcc.n	800b626 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b592:	4b36      	ldr	r3, [pc, #216]	; (800b66c <xTaskIncrementTick+0x14c>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d104      	bne.n	800b5a6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b59c:	4b36      	ldr	r3, [pc, #216]	; (800b678 <xTaskIncrementTick+0x158>)
 800b59e:	f04f 32ff 	mov.w	r2, #4294967295
 800b5a2:	601a      	str	r2, [r3, #0]
					break;
 800b5a4:	e03f      	b.n	800b626 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5a6:	4b31      	ldr	r3, [pc, #196]	; (800b66c <xTaskIncrementTick+0x14c>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b5b6:	693a      	ldr	r2, [r7, #16]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d203      	bcs.n	800b5c6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b5be:	4a2e      	ldr	r2, [pc, #184]	; (800b678 <xTaskIncrementTick+0x158>)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b5c4:	e02f      	b.n	800b626 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	3304      	adds	r3, #4
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fe fc9c 	bl	8009f08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d004      	beq.n	800b5e2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	3318      	adds	r3, #24
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7fe fc93 	bl	8009f08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5e6:	4b25      	ldr	r3, [pc, #148]	; (800b67c <xTaskIncrementTick+0x15c>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	d903      	bls.n	800b5f6 <xTaskIncrementTick+0xd6>
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5f2:	4a22      	ldr	r2, [pc, #136]	; (800b67c <xTaskIncrementTick+0x15c>)
 800b5f4:	6013      	str	r3, [r2, #0]
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	009b      	lsls	r3, r3, #2
 800b5fe:	4413      	add	r3, r2
 800b600:	009b      	lsls	r3, r3, #2
 800b602:	4a1f      	ldr	r2, [pc, #124]	; (800b680 <xTaskIncrementTick+0x160>)
 800b604:	441a      	add	r2, r3
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	3304      	adds	r3, #4
 800b60a:	4619      	mov	r1, r3
 800b60c:	4610      	mov	r0, r2
 800b60e:	f7fe fc1e 	bl	8009e4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b616:	4b1b      	ldr	r3, [pc, #108]	; (800b684 <xTaskIncrementTick+0x164>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d3b8      	bcc.n	800b592 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b620:	2301      	movs	r3, #1
 800b622:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b624:	e7b5      	b.n	800b592 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b626:	4b17      	ldr	r3, [pc, #92]	; (800b684 <xTaskIncrementTick+0x164>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b62c:	4914      	ldr	r1, [pc, #80]	; (800b680 <xTaskIncrementTick+0x160>)
 800b62e:	4613      	mov	r3, r2
 800b630:	009b      	lsls	r3, r3, #2
 800b632:	4413      	add	r3, r2
 800b634:	009b      	lsls	r3, r3, #2
 800b636:	440b      	add	r3, r1
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d907      	bls.n	800b64e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800b63e:	2301      	movs	r3, #1
 800b640:	617b      	str	r3, [r7, #20]
 800b642:	e004      	b.n	800b64e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b644:	4b10      	ldr	r3, [pc, #64]	; (800b688 <xTaskIncrementTick+0x168>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	3301      	adds	r3, #1
 800b64a:	4a0f      	ldr	r2, [pc, #60]	; (800b688 <xTaskIncrementTick+0x168>)
 800b64c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b64e:	4b0f      	ldr	r3, [pc, #60]	; (800b68c <xTaskIncrementTick+0x16c>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d001      	beq.n	800b65a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800b656:	2301      	movs	r3, #1
 800b658:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b65a:	697b      	ldr	r3, [r7, #20]
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3718      	adds	r7, #24
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	20000dd0 	.word	0x20000dd0
 800b668:	20000dac 	.word	0x20000dac
 800b66c:	20000d60 	.word	0x20000d60
 800b670:	20000d64 	.word	0x20000d64
 800b674:	20000dc0 	.word	0x20000dc0
 800b678:	20000dc8 	.word	0x20000dc8
 800b67c:	20000db0 	.word	0x20000db0
 800b680:	200008d8 	.word	0x200008d8
 800b684:	200008d4 	.word	0x200008d4
 800b688:	20000db8 	.word	0x20000db8
 800b68c:	20000dbc 	.word	0x20000dbc

0800b690 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b696:	4b27      	ldr	r3, [pc, #156]	; (800b734 <vTaskSwitchContext+0xa4>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d003      	beq.n	800b6a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b69e:	4b26      	ldr	r3, [pc, #152]	; (800b738 <vTaskSwitchContext+0xa8>)
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b6a4:	e040      	b.n	800b728 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b6a6:	4b24      	ldr	r3, [pc, #144]	; (800b738 <vTaskSwitchContext+0xa8>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6ac:	4b23      	ldr	r3, [pc, #140]	; (800b73c <vTaskSwitchContext+0xac>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	60fb      	str	r3, [r7, #12]
 800b6b2:	e00f      	b.n	800b6d4 <vTaskSwitchContext+0x44>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d109      	bne.n	800b6ce <vTaskSwitchContext+0x3e>
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	607b      	str	r3, [r7, #4]
 800b6cc:	e7fe      	b.n	800b6cc <vTaskSwitchContext+0x3c>
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	3b01      	subs	r3, #1
 800b6d2:	60fb      	str	r3, [r7, #12]
 800b6d4:	491a      	ldr	r1, [pc, #104]	; (800b740 <vTaskSwitchContext+0xb0>)
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	4613      	mov	r3, r2
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	4413      	add	r3, r2
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	440b      	add	r3, r1
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d0e5      	beq.n	800b6b4 <vTaskSwitchContext+0x24>
 800b6e8:	68fa      	ldr	r2, [r7, #12]
 800b6ea:	4613      	mov	r3, r2
 800b6ec:	009b      	lsls	r3, r3, #2
 800b6ee:	4413      	add	r3, r2
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	4a13      	ldr	r2, [pc, #76]	; (800b740 <vTaskSwitchContext+0xb0>)
 800b6f4:	4413      	add	r3, r2
 800b6f6:	60bb      	str	r3, [r7, #8]
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	685a      	ldr	r2, [r3, #4]
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	605a      	str	r2, [r3, #4]
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	685a      	ldr	r2, [r3, #4]
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	3308      	adds	r3, #8
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d104      	bne.n	800b718 <vTaskSwitchContext+0x88>
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	605a      	str	r2, [r3, #4]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	68db      	ldr	r3, [r3, #12]
 800b71e:	4a09      	ldr	r2, [pc, #36]	; (800b744 <vTaskSwitchContext+0xb4>)
 800b720:	6013      	str	r3, [r2, #0]
 800b722:	4a06      	ldr	r2, [pc, #24]	; (800b73c <vTaskSwitchContext+0xac>)
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	6013      	str	r3, [r2, #0]
}
 800b728:	bf00      	nop
 800b72a:	3714      	adds	r7, #20
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr
 800b734:	20000dd0 	.word	0x20000dd0
 800b738:	20000dbc 	.word	0x20000dbc
 800b73c:	20000db0 	.word	0x20000db0
 800b740:	200008d8 	.word	0x200008d8
 800b744:	200008d4 	.word	0x200008d4

0800b748 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b084      	sub	sp, #16
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
 800b750:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d109      	bne.n	800b76c <vTaskPlaceOnEventList+0x24>
 800b758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75c:	f383 8811 	msr	BASEPRI, r3
 800b760:	f3bf 8f6f 	isb	sy
 800b764:	f3bf 8f4f 	dsb	sy
 800b768:	60fb      	str	r3, [r7, #12]
 800b76a:	e7fe      	b.n	800b76a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b76c:	4b07      	ldr	r3, [pc, #28]	; (800b78c <vTaskPlaceOnEventList+0x44>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	3318      	adds	r3, #24
 800b772:	4619      	mov	r1, r3
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f7fe fb8e 	bl	8009e96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b77a:	2101      	movs	r1, #1
 800b77c:	6838      	ldr	r0, [r7, #0]
 800b77e:	f000 fb7d 	bl	800be7c <prvAddCurrentTaskToDelayedList>
}
 800b782:	bf00      	nop
 800b784:	3710      	adds	r7, #16
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
 800b78a:	bf00      	nop
 800b78c:	200008d4 	.word	0x200008d4

0800b790 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b790:	b580      	push	{r7, lr}
 800b792:	b086      	sub	sp, #24
 800b794:	af00      	add	r7, sp, #0
 800b796:	60f8      	str	r0, [r7, #12]
 800b798:	60b9      	str	r1, [r7, #8]
 800b79a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d109      	bne.n	800b7b6 <vTaskPlaceOnEventListRestricted+0x26>
 800b7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a6:	f383 8811 	msr	BASEPRI, r3
 800b7aa:	f3bf 8f6f 	isb	sy
 800b7ae:	f3bf 8f4f 	dsb	sy
 800b7b2:	617b      	str	r3, [r7, #20]
 800b7b4:	e7fe      	b.n	800b7b4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b7b6:	4b0a      	ldr	r3, [pc, #40]	; (800b7e0 <vTaskPlaceOnEventListRestricted+0x50>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	3318      	adds	r3, #24
 800b7bc:	4619      	mov	r1, r3
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f7fe fb45 	bl	8009e4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d002      	beq.n	800b7d0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800b7ca:	f04f 33ff 	mov.w	r3, #4294967295
 800b7ce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b7d0:	6879      	ldr	r1, [r7, #4]
 800b7d2:	68b8      	ldr	r0, [r7, #8]
 800b7d4:	f000 fb52 	bl	800be7c <prvAddCurrentTaskToDelayedList>
	}
 800b7d8:	bf00      	nop
 800b7da:	3718      	adds	r7, #24
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}
 800b7e0:	200008d4 	.word	0x200008d4

0800b7e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b086      	sub	sp, #24
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	68db      	ldr	r3, [r3, #12]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d109      	bne.n	800b80e <xTaskRemoveFromEventList+0x2a>
 800b7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fe:	f383 8811 	msr	BASEPRI, r3
 800b802:	f3bf 8f6f 	isb	sy
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	60fb      	str	r3, [r7, #12]
 800b80c:	e7fe      	b.n	800b80c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	3318      	adds	r3, #24
 800b812:	4618      	mov	r0, r3
 800b814:	f7fe fb78 	bl	8009f08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b818:	4b1d      	ldr	r3, [pc, #116]	; (800b890 <xTaskRemoveFromEventList+0xac>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d11d      	bne.n	800b85c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	3304      	adds	r3, #4
 800b824:	4618      	mov	r0, r3
 800b826:	f7fe fb6f 	bl	8009f08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b82e:	4b19      	ldr	r3, [pc, #100]	; (800b894 <xTaskRemoveFromEventList+0xb0>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	429a      	cmp	r2, r3
 800b834:	d903      	bls.n	800b83e <xTaskRemoveFromEventList+0x5a>
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b83a:	4a16      	ldr	r2, [pc, #88]	; (800b894 <xTaskRemoveFromEventList+0xb0>)
 800b83c:	6013      	str	r3, [r2, #0]
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b842:	4613      	mov	r3, r2
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	4413      	add	r3, r2
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	4a13      	ldr	r2, [pc, #76]	; (800b898 <xTaskRemoveFromEventList+0xb4>)
 800b84c:	441a      	add	r2, r3
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	3304      	adds	r3, #4
 800b852:	4619      	mov	r1, r3
 800b854:	4610      	mov	r0, r2
 800b856:	f7fe fafa 	bl	8009e4e <vListInsertEnd>
 800b85a:	e005      	b.n	800b868 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	3318      	adds	r3, #24
 800b860:	4619      	mov	r1, r3
 800b862:	480e      	ldr	r0, [pc, #56]	; (800b89c <xTaskRemoveFromEventList+0xb8>)
 800b864:	f7fe faf3 	bl	8009e4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86c:	4b0c      	ldr	r3, [pc, #48]	; (800b8a0 <xTaskRemoveFromEventList+0xbc>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b872:	429a      	cmp	r2, r3
 800b874:	d905      	bls.n	800b882 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b876:	2301      	movs	r3, #1
 800b878:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b87a:	4b0a      	ldr	r3, [pc, #40]	; (800b8a4 <xTaskRemoveFromEventList+0xc0>)
 800b87c:	2201      	movs	r2, #1
 800b87e:	601a      	str	r2, [r3, #0]
 800b880:	e001      	b.n	800b886 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b882:	2300      	movs	r3, #0
 800b884:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b886:	697b      	ldr	r3, [r7, #20]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3718      	adds	r7, #24
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	20000dd0 	.word	0x20000dd0
 800b894:	20000db0 	.word	0x20000db0
 800b898:	200008d8 	.word	0x200008d8
 800b89c:	20000d68 	.word	0x20000d68
 800b8a0:	200008d4 	.word	0x200008d4
 800b8a4:	20000dbc 	.word	0x20000dbc

0800b8a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b8b0:	4b06      	ldr	r3, [pc, #24]	; (800b8cc <vTaskInternalSetTimeOutState+0x24>)
 800b8b2:	681a      	ldr	r2, [r3, #0]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b8b8:	4b05      	ldr	r3, [pc, #20]	; (800b8d0 <vTaskInternalSetTimeOutState+0x28>)
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	605a      	str	r2, [r3, #4]
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	20000dc0 	.word	0x20000dc0
 800b8d0:	20000dac 	.word	0x20000dac

0800b8d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b088      	sub	sp, #32
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d109      	bne.n	800b8f8 <xTaskCheckForTimeOut+0x24>
 800b8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	613b      	str	r3, [r7, #16]
 800b8f6:	e7fe      	b.n	800b8f6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d109      	bne.n	800b912 <xTaskCheckForTimeOut+0x3e>
 800b8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b902:	f383 8811 	msr	BASEPRI, r3
 800b906:	f3bf 8f6f 	isb	sy
 800b90a:	f3bf 8f4f 	dsb	sy
 800b90e:	60fb      	str	r3, [r7, #12]
 800b910:	e7fe      	b.n	800b910 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800b912:	f000 ff73 	bl	800c7fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b916:	4b1d      	ldr	r3, [pc, #116]	; (800b98c <xTaskCheckForTimeOut+0xb8>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	685b      	ldr	r3, [r3, #4]
 800b920:	69ba      	ldr	r2, [r7, #24]
 800b922:	1ad3      	subs	r3, r2, r3
 800b924:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b92e:	d102      	bne.n	800b936 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b930:	2300      	movs	r3, #0
 800b932:	61fb      	str	r3, [r7, #28]
 800b934:	e023      	b.n	800b97e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681a      	ldr	r2, [r3, #0]
 800b93a:	4b15      	ldr	r3, [pc, #84]	; (800b990 <xTaskCheckForTimeOut+0xbc>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d007      	beq.n	800b952 <xTaskCheckForTimeOut+0x7e>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	69ba      	ldr	r2, [r7, #24]
 800b948:	429a      	cmp	r2, r3
 800b94a:	d302      	bcc.n	800b952 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b94c:	2301      	movs	r3, #1
 800b94e:	61fb      	str	r3, [r7, #28]
 800b950:	e015      	b.n	800b97e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	697a      	ldr	r2, [r7, #20]
 800b958:	429a      	cmp	r2, r3
 800b95a:	d20b      	bcs.n	800b974 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	1ad2      	subs	r2, r2, r3
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f7ff ff9d 	bl	800b8a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b96e:	2300      	movs	r3, #0
 800b970:	61fb      	str	r3, [r7, #28]
 800b972:	e004      	b.n	800b97e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	2200      	movs	r2, #0
 800b978:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b97a:	2301      	movs	r3, #1
 800b97c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b97e:	f000 ff6b 	bl	800c858 <vPortExitCritical>

	return xReturn;
 800b982:	69fb      	ldr	r3, [r7, #28]
}
 800b984:	4618      	mov	r0, r3
 800b986:	3720      	adds	r7, #32
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	20000dac 	.word	0x20000dac
 800b990:	20000dc0 	.word	0x20000dc0

0800b994 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b994:	b480      	push	{r7}
 800b996:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b998:	4b03      	ldr	r3, [pc, #12]	; (800b9a8 <vTaskMissedYield+0x14>)
 800b99a:	2201      	movs	r2, #1
 800b99c:	601a      	str	r2, [r3, #0]
}
 800b99e:	bf00      	nop
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr
 800b9a8:	20000dbc 	.word	0x20000dbc

0800b9ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b082      	sub	sp, #8
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b9b4:	f000 f852 	bl	800ba5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b9b8:	4b06      	ldr	r3, [pc, #24]	; (800b9d4 <prvIdleTask+0x28>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d9f9      	bls.n	800b9b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b9c0:	4b05      	ldr	r3, [pc, #20]	; (800b9d8 <prvIdleTask+0x2c>)
 800b9c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9c6:	601a      	str	r2, [r3, #0]
 800b9c8:	f3bf 8f4f 	dsb	sy
 800b9cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b9d0:	e7f0      	b.n	800b9b4 <prvIdleTask+0x8>
 800b9d2:	bf00      	nop
 800b9d4:	200008d8 	.word	0x200008d8
 800b9d8:	e000ed04 	.word	0xe000ed04

0800b9dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	607b      	str	r3, [r7, #4]
 800b9e6:	e00c      	b.n	800ba02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4413      	add	r3, r2
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	4a12      	ldr	r2, [pc, #72]	; (800ba3c <prvInitialiseTaskLists+0x60>)
 800b9f4:	4413      	add	r3, r2
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f7fe f9fc 	bl	8009df4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	3301      	adds	r3, #1
 800ba00:	607b      	str	r3, [r7, #4]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2b37      	cmp	r3, #55	; 0x37
 800ba06:	d9ef      	bls.n	800b9e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ba08:	480d      	ldr	r0, [pc, #52]	; (800ba40 <prvInitialiseTaskLists+0x64>)
 800ba0a:	f7fe f9f3 	bl	8009df4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ba0e:	480d      	ldr	r0, [pc, #52]	; (800ba44 <prvInitialiseTaskLists+0x68>)
 800ba10:	f7fe f9f0 	bl	8009df4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ba14:	480c      	ldr	r0, [pc, #48]	; (800ba48 <prvInitialiseTaskLists+0x6c>)
 800ba16:	f7fe f9ed 	bl	8009df4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ba1a:	480c      	ldr	r0, [pc, #48]	; (800ba4c <prvInitialiseTaskLists+0x70>)
 800ba1c:	f7fe f9ea 	bl	8009df4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ba20:	480b      	ldr	r0, [pc, #44]	; (800ba50 <prvInitialiseTaskLists+0x74>)
 800ba22:	f7fe f9e7 	bl	8009df4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ba26:	4b0b      	ldr	r3, [pc, #44]	; (800ba54 <prvInitialiseTaskLists+0x78>)
 800ba28:	4a05      	ldr	r2, [pc, #20]	; (800ba40 <prvInitialiseTaskLists+0x64>)
 800ba2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ba2c:	4b0a      	ldr	r3, [pc, #40]	; (800ba58 <prvInitialiseTaskLists+0x7c>)
 800ba2e:	4a05      	ldr	r2, [pc, #20]	; (800ba44 <prvInitialiseTaskLists+0x68>)
 800ba30:	601a      	str	r2, [r3, #0]
}
 800ba32:	bf00      	nop
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	200008d8 	.word	0x200008d8
 800ba40:	20000d38 	.word	0x20000d38
 800ba44:	20000d4c 	.word	0x20000d4c
 800ba48:	20000d68 	.word	0x20000d68
 800ba4c:	20000d7c 	.word	0x20000d7c
 800ba50:	20000d94 	.word	0x20000d94
 800ba54:	20000d60 	.word	0x20000d60
 800ba58:	20000d64 	.word	0x20000d64

0800ba5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ba62:	e019      	b.n	800ba98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ba64:	f000 feca 	bl	800c7fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba68:	4b0f      	ldr	r3, [pc, #60]	; (800baa8 <prvCheckTasksWaitingTermination+0x4c>)
 800ba6a:	68db      	ldr	r3, [r3, #12]
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3304      	adds	r3, #4
 800ba74:	4618      	mov	r0, r3
 800ba76:	f7fe fa47 	bl	8009f08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ba7a:	4b0c      	ldr	r3, [pc, #48]	; (800baac <prvCheckTasksWaitingTermination+0x50>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	3b01      	subs	r3, #1
 800ba80:	4a0a      	ldr	r2, [pc, #40]	; (800baac <prvCheckTasksWaitingTermination+0x50>)
 800ba82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ba84:	4b0a      	ldr	r3, [pc, #40]	; (800bab0 <prvCheckTasksWaitingTermination+0x54>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	3b01      	subs	r3, #1
 800ba8a:	4a09      	ldr	r2, [pc, #36]	; (800bab0 <prvCheckTasksWaitingTermination+0x54>)
 800ba8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ba8e:	f000 fee3 	bl	800c858 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f80e 	bl	800bab4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ba98:	4b05      	ldr	r3, [pc, #20]	; (800bab0 <prvCheckTasksWaitingTermination+0x54>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d1e1      	bne.n	800ba64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800baa0:	bf00      	nop
 800baa2:	3708      	adds	r7, #8
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	20000d7c 	.word	0x20000d7c
 800baac:	20000da8 	.word	0x20000da8
 800bab0:	20000d90 	.word	0x20000d90

0800bab4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d108      	bne.n	800bad8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baca:	4618      	mov	r0, r3
 800bacc:	f001 f872 	bl	800cbb4 <vPortFree>
				vPortFree( pxTCB );
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f001 f86f 	bl	800cbb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bad6:	e017      	b.n	800bb08 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d103      	bne.n	800baea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f001 f866 	bl	800cbb4 <vPortFree>
	}
 800bae8:	e00e      	b.n	800bb08 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800baf0:	2b02      	cmp	r3, #2
 800baf2:	d009      	beq.n	800bb08 <prvDeleteTCB+0x54>
 800baf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf8:	f383 8811 	msr	BASEPRI, r3
 800bafc:	f3bf 8f6f 	isb	sy
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	60fb      	str	r3, [r7, #12]
 800bb06:	e7fe      	b.n	800bb06 <prvDeleteTCB+0x52>
	}
 800bb08:	bf00      	nop
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bb10:	b480      	push	{r7}
 800bb12:	b083      	sub	sp, #12
 800bb14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb16:	4b0c      	ldr	r3, [pc, #48]	; (800bb48 <prvResetNextTaskUnblockTime+0x38>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d104      	bne.n	800bb2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bb20:	4b0a      	ldr	r3, [pc, #40]	; (800bb4c <prvResetNextTaskUnblockTime+0x3c>)
 800bb22:	f04f 32ff 	mov.w	r2, #4294967295
 800bb26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bb28:	e008      	b.n	800bb3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb2a:	4b07      	ldr	r3, [pc, #28]	; (800bb48 <prvResetNextTaskUnblockTime+0x38>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	68db      	ldr	r3, [r3, #12]
 800bb30:	68db      	ldr	r3, [r3, #12]
 800bb32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	4a04      	ldr	r2, [pc, #16]	; (800bb4c <prvResetNextTaskUnblockTime+0x3c>)
 800bb3a:	6013      	str	r3, [r2, #0]
}
 800bb3c:	bf00      	nop
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr
 800bb48:	20000d60 	.word	0x20000d60
 800bb4c:	20000dc8 	.word	0x20000dc8

0800bb50 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800bb56:	4b05      	ldr	r3, [pc, #20]	; (800bb6c <xTaskGetCurrentTaskHandle+0x1c>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bb5c:	687b      	ldr	r3, [r7, #4]
	}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	370c      	adds	r7, #12
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop
 800bb6c:	200008d4 	.word	0x200008d4

0800bb70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bb70:	b480      	push	{r7}
 800bb72:	b083      	sub	sp, #12
 800bb74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bb76:	4b0b      	ldr	r3, [pc, #44]	; (800bba4 <xTaskGetSchedulerState+0x34>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d102      	bne.n	800bb84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	607b      	str	r3, [r7, #4]
 800bb82:	e008      	b.n	800bb96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb84:	4b08      	ldr	r3, [pc, #32]	; (800bba8 <xTaskGetSchedulerState+0x38>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d102      	bne.n	800bb92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	607b      	str	r3, [r7, #4]
 800bb90:	e001      	b.n	800bb96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bb92:	2300      	movs	r3, #0
 800bb94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bb96:	687b      	ldr	r3, [r7, #4]
	}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr
 800bba4:	20000db4 	.word	0x20000db4
 800bba8:	20000dd0 	.word	0x20000dd0

0800bbac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d051      	beq.n	800bc66 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbc6:	4b2a      	ldr	r3, [pc, #168]	; (800bc70 <xTaskPriorityInherit+0xc4>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d241      	bcs.n	800bc54 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	699b      	ldr	r3, [r3, #24]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	db06      	blt.n	800bbe6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbd8:	4b25      	ldr	r3, [pc, #148]	; (800bc70 <xTaskPriorityInherit+0xc4>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbde:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	6959      	ldr	r1, [r3, #20]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbee:	4613      	mov	r3, r2
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	4413      	add	r3, r2
 800bbf4:	009b      	lsls	r3, r3, #2
 800bbf6:	4a1f      	ldr	r2, [pc, #124]	; (800bc74 <xTaskPriorityInherit+0xc8>)
 800bbf8:	4413      	add	r3, r2
 800bbfa:	4299      	cmp	r1, r3
 800bbfc:	d122      	bne.n	800bc44 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	3304      	adds	r3, #4
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fe f980 	bl	8009f08 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bc08:	4b19      	ldr	r3, [pc, #100]	; (800bc70 <xTaskPriorityInherit+0xc4>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc16:	4b18      	ldr	r3, [pc, #96]	; (800bc78 <xTaskPriorityInherit+0xcc>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d903      	bls.n	800bc26 <xTaskPriorityInherit+0x7a>
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc22:	4a15      	ldr	r2, [pc, #84]	; (800bc78 <xTaskPriorityInherit+0xcc>)
 800bc24:	6013      	str	r3, [r2, #0]
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc2a:	4613      	mov	r3, r2
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	4413      	add	r3, r2
 800bc30:	009b      	lsls	r3, r3, #2
 800bc32:	4a10      	ldr	r2, [pc, #64]	; (800bc74 <xTaskPriorityInherit+0xc8>)
 800bc34:	441a      	add	r2, r3
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	3304      	adds	r3, #4
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	4610      	mov	r0, r2
 800bc3e:	f7fe f906 	bl	8009e4e <vListInsertEnd>
 800bc42:	e004      	b.n	800bc4e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bc44:	4b0a      	ldr	r3, [pc, #40]	; (800bc70 <xTaskPriorityInherit+0xc4>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	60fb      	str	r3, [r7, #12]
 800bc52:	e008      	b.n	800bc66 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc58:	4b05      	ldr	r3, [pc, #20]	; (800bc70 <xTaskPriorityInherit+0xc4>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d201      	bcs.n	800bc66 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bc62:	2301      	movs	r3, #1
 800bc64:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc66:	68fb      	ldr	r3, [r7, #12]
	}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3710      	adds	r7, #16
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}
 800bc70:	200008d4 	.word	0x200008d4
 800bc74:	200008d8 	.word	0x200008d8
 800bc78:	20000db0 	.word	0x20000db0

0800bc7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b086      	sub	sp, #24
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bc88:	2300      	movs	r3, #0
 800bc8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d054      	beq.n	800bd3c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bc92:	4b2d      	ldr	r3, [pc, #180]	; (800bd48 <xTaskPriorityDisinherit+0xcc>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	693a      	ldr	r2, [r7, #16]
 800bc98:	429a      	cmp	r2, r3
 800bc9a:	d009      	beq.n	800bcb0 <xTaskPriorityDisinherit+0x34>
 800bc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca0:	f383 8811 	msr	BASEPRI, r3
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	60fb      	str	r3, [r7, #12]
 800bcae:	e7fe      	b.n	800bcae <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d109      	bne.n	800bccc <xTaskPriorityDisinherit+0x50>
 800bcb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcbc:	f383 8811 	msr	BASEPRI, r3
 800bcc0:	f3bf 8f6f 	isb	sy
 800bcc4:	f3bf 8f4f 	dsb	sy
 800bcc8:	60bb      	str	r3, [r7, #8]
 800bcca:	e7fe      	b.n	800bcca <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcd0:	1e5a      	subs	r2, r3, #1
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d02c      	beq.n	800bd3c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d128      	bne.n	800bd3c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bcea:	693b      	ldr	r3, [r7, #16]
 800bcec:	3304      	adds	r3, #4
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fe f90a 	bl	8009f08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd00:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd0c:	4b0f      	ldr	r3, [pc, #60]	; (800bd4c <xTaskPriorityDisinherit+0xd0>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d903      	bls.n	800bd1c <xTaskPriorityDisinherit+0xa0>
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd18:	4a0c      	ldr	r2, [pc, #48]	; (800bd4c <xTaskPriorityDisinherit+0xd0>)
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	693b      	ldr	r3, [r7, #16]
 800bd1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd20:	4613      	mov	r3, r2
 800bd22:	009b      	lsls	r3, r3, #2
 800bd24:	4413      	add	r3, r2
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	4a09      	ldr	r2, [pc, #36]	; (800bd50 <xTaskPriorityDisinherit+0xd4>)
 800bd2a:	441a      	add	r2, r3
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	3304      	adds	r3, #4
 800bd30:	4619      	mov	r1, r3
 800bd32:	4610      	mov	r0, r2
 800bd34:	f7fe f88b 	bl	8009e4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bd3c:	697b      	ldr	r3, [r7, #20]
	}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3718      	adds	r7, #24
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
 800bd46:	bf00      	nop
 800bd48:	200008d4 	.word	0x200008d4
 800bd4c:	20000db0 	.word	0x20000db0
 800bd50:	200008d8 	.word	0x200008d8

0800bd54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b088      	sub	sp, #32
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bd62:	2301      	movs	r3, #1
 800bd64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d068      	beq.n	800be3e <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bd6c:	69bb      	ldr	r3, [r7, #24]
 800bd6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d109      	bne.n	800bd88 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800bd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd78:	f383 8811 	msr	BASEPRI, r3
 800bd7c:	f3bf 8f6f 	isb	sy
 800bd80:	f3bf 8f4f 	dsb	sy
 800bd84:	60fb      	str	r3, [r7, #12]
 800bd86:	e7fe      	b.n	800bd86 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bd88:	69bb      	ldr	r3, [r7, #24]
 800bd8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd8c:	683a      	ldr	r2, [r7, #0]
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	d902      	bls.n	800bd98 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	61fb      	str	r3, [r7, #28]
 800bd96:	e002      	b.n	800bd9e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bd98:	69bb      	ldr	r3, [r7, #24]
 800bd9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd9c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bd9e:	69bb      	ldr	r3, [r7, #24]
 800bda0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda2:	69fa      	ldr	r2, [r7, #28]
 800bda4:	429a      	cmp	r2, r3
 800bda6:	d04a      	beq.n	800be3e <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bda8:	69bb      	ldr	r3, [r7, #24]
 800bdaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdac:	697a      	ldr	r2, [r7, #20]
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d145      	bne.n	800be3e <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bdb2:	4b25      	ldr	r3, [pc, #148]	; (800be48 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	69ba      	ldr	r2, [r7, #24]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d109      	bne.n	800bdd0 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 800bdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	60bb      	str	r3, [r7, #8]
 800bdce:	e7fe      	b.n	800bdce <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdd4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bdd6:	69bb      	ldr	r3, [r7, #24]
 800bdd8:	69fa      	ldr	r2, [r7, #28]
 800bdda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bddc:	69bb      	ldr	r3, [r7, #24]
 800bdde:	699b      	ldr	r3, [r3, #24]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	db04      	blt.n	800bdee <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bde4:	69fb      	ldr	r3, [r7, #28]
 800bde6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bdee:	69bb      	ldr	r3, [r7, #24]
 800bdf0:	6959      	ldr	r1, [r3, #20]
 800bdf2:	693a      	ldr	r2, [r7, #16]
 800bdf4:	4613      	mov	r3, r2
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	4413      	add	r3, r2
 800bdfa:	009b      	lsls	r3, r3, #2
 800bdfc:	4a13      	ldr	r2, [pc, #76]	; (800be4c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800bdfe:	4413      	add	r3, r2
 800be00:	4299      	cmp	r1, r3
 800be02:	d11c      	bne.n	800be3e <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be04:	69bb      	ldr	r3, [r7, #24]
 800be06:	3304      	adds	r3, #4
 800be08:	4618      	mov	r0, r3
 800be0a:	f7fe f87d 	bl	8009f08 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be12:	4b0f      	ldr	r3, [pc, #60]	; (800be50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	429a      	cmp	r2, r3
 800be18:	d903      	bls.n	800be22 <vTaskPriorityDisinheritAfterTimeout+0xce>
 800be1a:	69bb      	ldr	r3, [r7, #24]
 800be1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be1e:	4a0c      	ldr	r2, [pc, #48]	; (800be50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800be20:	6013      	str	r3, [r2, #0]
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be26:	4613      	mov	r3, r2
 800be28:	009b      	lsls	r3, r3, #2
 800be2a:	4413      	add	r3, r2
 800be2c:	009b      	lsls	r3, r3, #2
 800be2e:	4a07      	ldr	r2, [pc, #28]	; (800be4c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800be30:	441a      	add	r2, r3
 800be32:	69bb      	ldr	r3, [r7, #24]
 800be34:	3304      	adds	r3, #4
 800be36:	4619      	mov	r1, r3
 800be38:	4610      	mov	r0, r2
 800be3a:	f7fe f808 	bl	8009e4e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be3e:	bf00      	nop
 800be40:	3720      	adds	r7, #32
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	200008d4 	.word	0x200008d4
 800be4c:	200008d8 	.word	0x200008d8
 800be50:	20000db0 	.word	0x20000db0

0800be54 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800be54:	b480      	push	{r7}
 800be56:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800be58:	4b07      	ldr	r3, [pc, #28]	; (800be78 <pvTaskIncrementMutexHeldCount+0x24>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d004      	beq.n	800be6a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800be60:	4b05      	ldr	r3, [pc, #20]	; (800be78 <pvTaskIncrementMutexHeldCount+0x24>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800be66:	3201      	adds	r2, #1
 800be68:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800be6a:	4b03      	ldr	r3, [pc, #12]	; (800be78 <pvTaskIncrementMutexHeldCount+0x24>)
 800be6c:	681b      	ldr	r3, [r3, #0]
	}
 800be6e:	4618      	mov	r0, r3
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr
 800be78:	200008d4 	.word	0x200008d4

0800be7c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be86:	4b21      	ldr	r3, [pc, #132]	; (800bf0c <prvAddCurrentTaskToDelayedList+0x90>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be8c:	4b20      	ldr	r3, [pc, #128]	; (800bf10 <prvAddCurrentTaskToDelayedList+0x94>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3304      	adds	r3, #4
 800be92:	4618      	mov	r0, r3
 800be94:	f7fe f838 	bl	8009f08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be9e:	d10a      	bne.n	800beb6 <prvAddCurrentTaskToDelayedList+0x3a>
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d007      	beq.n	800beb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bea6:	4b1a      	ldr	r3, [pc, #104]	; (800bf10 <prvAddCurrentTaskToDelayedList+0x94>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	3304      	adds	r3, #4
 800beac:	4619      	mov	r1, r3
 800beae:	4819      	ldr	r0, [pc, #100]	; (800bf14 <prvAddCurrentTaskToDelayedList+0x98>)
 800beb0:	f7fd ffcd 	bl	8009e4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800beb4:	e026      	b.n	800bf04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800beb6:	68fa      	ldr	r2, [r7, #12]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	4413      	add	r3, r2
 800bebc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bebe:	4b14      	ldr	r3, [pc, #80]	; (800bf10 <prvAddCurrentTaskToDelayedList+0x94>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	68ba      	ldr	r2, [r7, #8]
 800bec4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bec6:	68ba      	ldr	r2, [r7, #8]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	429a      	cmp	r2, r3
 800becc:	d209      	bcs.n	800bee2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bece:	4b12      	ldr	r3, [pc, #72]	; (800bf18 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bed0:	681a      	ldr	r2, [r3, #0]
 800bed2:	4b0f      	ldr	r3, [pc, #60]	; (800bf10 <prvAddCurrentTaskToDelayedList+0x94>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	3304      	adds	r3, #4
 800bed8:	4619      	mov	r1, r3
 800beda:	4610      	mov	r0, r2
 800bedc:	f7fd ffdb 	bl	8009e96 <vListInsert>
}
 800bee0:	e010      	b.n	800bf04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bee2:	4b0e      	ldr	r3, [pc, #56]	; (800bf1c <prvAddCurrentTaskToDelayedList+0xa0>)
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	4b0a      	ldr	r3, [pc, #40]	; (800bf10 <prvAddCurrentTaskToDelayedList+0x94>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	3304      	adds	r3, #4
 800beec:	4619      	mov	r1, r3
 800beee:	4610      	mov	r0, r2
 800bef0:	f7fd ffd1 	bl	8009e96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bef4:	4b0a      	ldr	r3, [pc, #40]	; (800bf20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	68ba      	ldr	r2, [r7, #8]
 800befa:	429a      	cmp	r2, r3
 800befc:	d202      	bcs.n	800bf04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800befe:	4a08      	ldr	r2, [pc, #32]	; (800bf20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	6013      	str	r3, [r2, #0]
}
 800bf04:	bf00      	nop
 800bf06:	3710      	adds	r7, #16
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}
 800bf0c:	20000dac 	.word	0x20000dac
 800bf10:	200008d4 	.word	0x200008d4
 800bf14:	20000d94 	.word	0x20000d94
 800bf18:	20000d64 	.word	0x20000d64
 800bf1c:	20000d60 	.word	0x20000d60
 800bf20:	20000dc8 	.word	0x20000dc8

0800bf24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b08a      	sub	sp, #40	; 0x28
 800bf28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bf2e:	f000 faff 	bl	800c530 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bf32:	4b1c      	ldr	r3, [pc, #112]	; (800bfa4 <xTimerCreateTimerTask+0x80>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d021      	beq.n	800bf7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bf42:	1d3a      	adds	r2, r7, #4
 800bf44:	f107 0108 	add.w	r1, r7, #8
 800bf48:	f107 030c 	add.w	r3, r7, #12
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7fd ff37 	bl	8009dc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bf52:	6879      	ldr	r1, [r7, #4]
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	68fa      	ldr	r2, [r7, #12]
 800bf58:	9202      	str	r2, [sp, #8]
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	2302      	movs	r3, #2
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	2300      	movs	r3, #0
 800bf62:	460a      	mov	r2, r1
 800bf64:	4910      	ldr	r1, [pc, #64]	; (800bfa8 <xTimerCreateTimerTask+0x84>)
 800bf66:	4811      	ldr	r0, [pc, #68]	; (800bfac <xTimerCreateTimerTask+0x88>)
 800bf68:	f7fe ff5e 	bl	800ae28 <xTaskCreateStatic>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	4b10      	ldr	r3, [pc, #64]	; (800bfb0 <xTimerCreateTimerTask+0x8c>)
 800bf70:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bf72:	4b0f      	ldr	r3, [pc, #60]	; (800bfb0 <xTimerCreateTimerTask+0x8c>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d001      	beq.n	800bf7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d109      	bne.n	800bf98 <xTimerCreateTimerTask+0x74>
 800bf84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf88:	f383 8811 	msr	BASEPRI, r3
 800bf8c:	f3bf 8f6f 	isb	sy
 800bf90:	f3bf 8f4f 	dsb	sy
 800bf94:	613b      	str	r3, [r7, #16]
 800bf96:	e7fe      	b.n	800bf96 <xTimerCreateTimerTask+0x72>
	return xReturn;
 800bf98:	697b      	ldr	r3, [r7, #20]
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3718      	adds	r7, #24
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	20000e04 	.word	0x20000e04
 800bfa8:	0800e2cc 	.word	0x0800e2cc
 800bfac:	0800c0e5 	.word	0x0800c0e5
 800bfb0:	20000e08 	.word	0x20000e08

0800bfb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b08a      	sub	sp, #40	; 0x28
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	607a      	str	r2, [r7, #4]
 800bfc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d109      	bne.n	800bfe0 <xTimerGenericCommand+0x2c>
 800bfcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd0:	f383 8811 	msr	BASEPRI, r3
 800bfd4:	f3bf 8f6f 	isb	sy
 800bfd8:	f3bf 8f4f 	dsb	sy
 800bfdc:	623b      	str	r3, [r7, #32]
 800bfde:	e7fe      	b.n	800bfde <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bfe0:	4b19      	ldr	r3, [pc, #100]	; (800c048 <xTimerGenericCommand+0x94>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d02a      	beq.n	800c03e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	2b05      	cmp	r3, #5
 800bff8:	dc18      	bgt.n	800c02c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bffa:	f7ff fdb9 	bl	800bb70 <xTaskGetSchedulerState>
 800bffe:	4603      	mov	r3, r0
 800c000:	2b02      	cmp	r3, #2
 800c002:	d109      	bne.n	800c018 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c004:	4b10      	ldr	r3, [pc, #64]	; (800c048 <xTimerGenericCommand+0x94>)
 800c006:	6818      	ldr	r0, [r3, #0]
 800c008:	f107 0110 	add.w	r1, r7, #16
 800c00c:	2300      	movs	r3, #0
 800c00e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c010:	f7fe f996 	bl	800a340 <xQueueGenericSend>
 800c014:	6278      	str	r0, [r7, #36]	; 0x24
 800c016:	e012      	b.n	800c03e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c018:	4b0b      	ldr	r3, [pc, #44]	; (800c048 <xTimerGenericCommand+0x94>)
 800c01a:	6818      	ldr	r0, [r3, #0]
 800c01c:	f107 0110 	add.w	r1, r7, #16
 800c020:	2300      	movs	r3, #0
 800c022:	2200      	movs	r2, #0
 800c024:	f7fe f98c 	bl	800a340 <xQueueGenericSend>
 800c028:	6278      	str	r0, [r7, #36]	; 0x24
 800c02a:	e008      	b.n	800c03e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c02c:	4b06      	ldr	r3, [pc, #24]	; (800c048 <xTimerGenericCommand+0x94>)
 800c02e:	6818      	ldr	r0, [r3, #0]
 800c030:	f107 0110 	add.w	r1, r7, #16
 800c034:	2300      	movs	r3, #0
 800c036:	683a      	ldr	r2, [r7, #0]
 800c038:	f7fe fa7c 	bl	800a534 <xQueueGenericSendFromISR>
 800c03c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c040:	4618      	mov	r0, r3
 800c042:	3728      	adds	r7, #40	; 0x28
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}
 800c048:	20000e04 	.word	0x20000e04

0800c04c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b088      	sub	sp, #32
 800c050:	af02      	add	r7, sp, #8
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c056:	4b22      	ldr	r3, [pc, #136]	; (800c0e0 <prvProcessExpiredTimer+0x94>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	68db      	ldr	r3, [r3, #12]
 800c05c:	68db      	ldr	r3, [r3, #12]
 800c05e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c060:	697b      	ldr	r3, [r7, #20]
 800c062:	3304      	adds	r3, #4
 800c064:	4618      	mov	r0, r3
 800c066:	f7fd ff4f 	bl	8009f08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c070:	f003 0304 	and.w	r3, r3, #4
 800c074:	2b00      	cmp	r3, #0
 800c076:	d021      	beq.n	800c0bc <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	699a      	ldr	r2, [r3, #24]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	18d1      	adds	r1, r2, r3
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	683a      	ldr	r2, [r7, #0]
 800c084:	6978      	ldr	r0, [r7, #20]
 800c086:	f000 f8d1 	bl	800c22c <prvInsertTimerInActiveList>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d01e      	beq.n	800c0ce <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c090:	2300      	movs	r3, #0
 800c092:	9300      	str	r3, [sp, #0]
 800c094:	2300      	movs	r3, #0
 800c096:	687a      	ldr	r2, [r7, #4]
 800c098:	2100      	movs	r1, #0
 800c09a:	6978      	ldr	r0, [r7, #20]
 800c09c:	f7ff ff8a 	bl	800bfb4 <xTimerGenericCommand>
 800c0a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d112      	bne.n	800c0ce <prvProcessExpiredTimer+0x82>
 800c0a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ac:	f383 8811 	msr	BASEPRI, r3
 800c0b0:	f3bf 8f6f 	isb	sy
 800c0b4:	f3bf 8f4f 	dsb	sy
 800c0b8:	60fb      	str	r3, [r7, #12]
 800c0ba:	e7fe      	b.n	800c0ba <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0c2:	f023 0301 	bic.w	r3, r3, #1
 800c0c6:	b2da      	uxtb	r2, r3
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	6a1b      	ldr	r3, [r3, #32]
 800c0d2:	6978      	ldr	r0, [r7, #20]
 800c0d4:	4798      	blx	r3
}
 800c0d6:	bf00      	nop
 800c0d8:	3718      	adds	r7, #24
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}
 800c0de:	bf00      	nop
 800c0e0:	20000dfc 	.word	0x20000dfc

0800c0e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b084      	sub	sp, #16
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c0ec:	f107 0308 	add.w	r3, r7, #8
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f000 f857 	bl	800c1a4 <prvGetNextExpireTime>
 800c0f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	68f8      	ldr	r0, [r7, #12]
 800c0fe:	f000 f803 	bl	800c108 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c102:	f000 f8d5 	bl	800c2b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c106:	e7f1      	b.n	800c0ec <prvTimerTask+0x8>

0800c108 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c112:	f7ff f939 	bl	800b388 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c116:	f107 0308 	add.w	r3, r7, #8
 800c11a:	4618      	mov	r0, r3
 800c11c:	f000 f866 	bl	800c1ec <prvSampleTimeNow>
 800c120:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d130      	bne.n	800c18a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d10a      	bne.n	800c144 <prvProcessTimerOrBlockTask+0x3c>
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	429a      	cmp	r2, r3
 800c134:	d806      	bhi.n	800c144 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c136:	f7ff f935 	bl	800b3a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c13a:	68f9      	ldr	r1, [r7, #12]
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f7ff ff85 	bl	800c04c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c142:	e024      	b.n	800c18e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d008      	beq.n	800c15c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c14a:	4b13      	ldr	r3, [pc, #76]	; (800c198 <prvProcessTimerOrBlockTask+0x90>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d101      	bne.n	800c158 <prvProcessTimerOrBlockTask+0x50>
 800c154:	2301      	movs	r3, #1
 800c156:	e000      	b.n	800c15a <prvProcessTimerOrBlockTask+0x52>
 800c158:	2300      	movs	r3, #0
 800c15a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c15c:	4b0f      	ldr	r3, [pc, #60]	; (800c19c <prvProcessTimerOrBlockTask+0x94>)
 800c15e:	6818      	ldr	r0, [r3, #0]
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	1ad3      	subs	r3, r2, r3
 800c166:	683a      	ldr	r2, [r7, #0]
 800c168:	4619      	mov	r1, r3
 800c16a:	f7fe fe29 	bl	800adc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c16e:	f7ff f919 	bl	800b3a4 <xTaskResumeAll>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10a      	bne.n	800c18e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c178:	4b09      	ldr	r3, [pc, #36]	; (800c1a0 <prvProcessTimerOrBlockTask+0x98>)
 800c17a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c17e:	601a      	str	r2, [r3, #0]
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	f3bf 8f6f 	isb	sy
}
 800c188:	e001      	b.n	800c18e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c18a:	f7ff f90b 	bl	800b3a4 <xTaskResumeAll>
}
 800c18e:	bf00      	nop
 800c190:	3710      	adds	r7, #16
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	20000e00 	.word	0x20000e00
 800c19c:	20000e04 	.word	0x20000e04
 800c1a0:	e000ed04 	.word	0xe000ed04

0800c1a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c1ac:	4b0e      	ldr	r3, [pc, #56]	; (800c1e8 <prvGetNextExpireTime+0x44>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d101      	bne.n	800c1ba <prvGetNextExpireTime+0x16>
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	e000      	b.n	800c1bc <prvGetNextExpireTime+0x18>
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d105      	bne.n	800c1d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1c8:	4b07      	ldr	r3, [pc, #28]	; (800c1e8 <prvGetNextExpireTime+0x44>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	68db      	ldr	r3, [r3, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	60fb      	str	r3, [r7, #12]
 800c1d2:	e001      	b.n	800c1d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3714      	adds	r7, #20
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e4:	4770      	bx	lr
 800c1e6:	bf00      	nop
 800c1e8:	20000dfc 	.word	0x20000dfc

0800c1ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b084      	sub	sp, #16
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c1f4:	f7ff f972 	bl	800b4dc <xTaskGetTickCount>
 800c1f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c1fa:	4b0b      	ldr	r3, [pc, #44]	; (800c228 <prvSampleTimeNow+0x3c>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	68fa      	ldr	r2, [r7, #12]
 800c200:	429a      	cmp	r2, r3
 800c202:	d205      	bcs.n	800c210 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c204:	f000 f930 	bl	800c468 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	601a      	str	r2, [r3, #0]
 800c20e:	e002      	b.n	800c216 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c216:	4a04      	ldr	r2, [pc, #16]	; (800c228 <prvSampleTimeNow+0x3c>)
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c21c:	68fb      	ldr	r3, [r7, #12]
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3710      	adds	r7, #16
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	20000e0c 	.word	0x20000e0c

0800c22c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b086      	sub	sp, #24
 800c230:	af00      	add	r7, sp, #0
 800c232:	60f8      	str	r0, [r7, #12]
 800c234:	60b9      	str	r1, [r7, #8]
 800c236:	607a      	str	r2, [r7, #4]
 800c238:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c23a:	2300      	movs	r3, #0
 800c23c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	68ba      	ldr	r2, [r7, #8]
 800c242:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	68fa      	ldr	r2, [r7, #12]
 800c248:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c24a:	68ba      	ldr	r2, [r7, #8]
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	429a      	cmp	r2, r3
 800c250:	d812      	bhi.n	800c278 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c252:	687a      	ldr	r2, [r7, #4]
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	1ad2      	subs	r2, r2, r3
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	699b      	ldr	r3, [r3, #24]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d302      	bcc.n	800c266 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c260:	2301      	movs	r3, #1
 800c262:	617b      	str	r3, [r7, #20]
 800c264:	e01b      	b.n	800c29e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c266:	4b10      	ldr	r3, [pc, #64]	; (800c2a8 <prvInsertTimerInActiveList+0x7c>)
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	3304      	adds	r3, #4
 800c26e:	4619      	mov	r1, r3
 800c270:	4610      	mov	r0, r2
 800c272:	f7fd fe10 	bl	8009e96 <vListInsert>
 800c276:	e012      	b.n	800c29e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c278:	687a      	ldr	r2, [r7, #4]
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d206      	bcs.n	800c28e <prvInsertTimerInActiveList+0x62>
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	429a      	cmp	r2, r3
 800c286:	d302      	bcc.n	800c28e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c288:	2301      	movs	r3, #1
 800c28a:	617b      	str	r3, [r7, #20]
 800c28c:	e007      	b.n	800c29e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c28e:	4b07      	ldr	r3, [pc, #28]	; (800c2ac <prvInsertTimerInActiveList+0x80>)
 800c290:	681a      	ldr	r2, [r3, #0]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	3304      	adds	r3, #4
 800c296:	4619      	mov	r1, r3
 800c298:	4610      	mov	r0, r2
 800c29a:	f7fd fdfc 	bl	8009e96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c29e:	697b      	ldr	r3, [r7, #20]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3718      	adds	r7, #24
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}
 800c2a8:	20000e00 	.word	0x20000e00
 800c2ac:	20000dfc 	.word	0x20000dfc

0800c2b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b08e      	sub	sp, #56	; 0x38
 800c2b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c2b6:	e0c6      	b.n	800c446 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	da17      	bge.n	800c2ee <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c2be:	1d3b      	adds	r3, r7, #4
 800c2c0:	3304      	adds	r3, #4
 800c2c2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <prvProcessReceivedCommands+0x2e>
 800c2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ce:	f383 8811 	msr	BASEPRI, r3
 800c2d2:	f3bf 8f6f 	isb	sy
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	61fb      	str	r3, [r7, #28]
 800c2dc:	e7fe      	b.n	800c2dc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c2de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2e4:	6850      	ldr	r0, [r2, #4]
 800c2e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2e8:	6892      	ldr	r2, [r2, #8]
 800c2ea:	4611      	mov	r1, r2
 800c2ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	f2c0 80a7 	blt.w	800c444 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c2fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fc:	695b      	ldr	r3, [r3, #20]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d004      	beq.n	800c30c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c304:	3304      	adds	r3, #4
 800c306:	4618      	mov	r0, r3
 800c308:	f7fd fdfe 	bl	8009f08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c30c:	463b      	mov	r3, r7
 800c30e:	4618      	mov	r0, r3
 800c310:	f7ff ff6c 	bl	800c1ec <prvSampleTimeNow>
 800c314:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2b09      	cmp	r3, #9
 800c31a:	f200 8094 	bhi.w	800c446 <prvProcessReceivedCommands+0x196>
 800c31e:	a201      	add	r2, pc, #4	; (adr r2, 800c324 <prvProcessReceivedCommands+0x74>)
 800c320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c324:	0800c34d 	.word	0x0800c34d
 800c328:	0800c34d 	.word	0x0800c34d
 800c32c:	0800c34d 	.word	0x0800c34d
 800c330:	0800c3bf 	.word	0x0800c3bf
 800c334:	0800c3d3 	.word	0x0800c3d3
 800c338:	0800c41b 	.word	0x0800c41b
 800c33c:	0800c34d 	.word	0x0800c34d
 800c340:	0800c34d 	.word	0x0800c34d
 800c344:	0800c3bf 	.word	0x0800c3bf
 800c348:	0800c3d3 	.word	0x0800c3d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c34e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c352:	f043 0301 	orr.w	r3, r3, #1
 800c356:	b2da      	uxtb	r2, r3
 800c358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c35a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c35e:	68ba      	ldr	r2, [r7, #8]
 800c360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c362:	699b      	ldr	r3, [r3, #24]
 800c364:	18d1      	adds	r1, r2, r3
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c36a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c36c:	f7ff ff5e 	bl	800c22c <prvInsertTimerInActiveList>
 800c370:	4603      	mov	r3, r0
 800c372:	2b00      	cmp	r3, #0
 800c374:	d067      	beq.n	800c446 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c378:	6a1b      	ldr	r3, [r3, #32]
 800c37a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c37c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c380:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c384:	f003 0304 	and.w	r3, r3, #4
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d05c      	beq.n	800c446 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c38c:	68ba      	ldr	r2, [r7, #8]
 800c38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c390:	699b      	ldr	r3, [r3, #24]
 800c392:	441a      	add	r2, r3
 800c394:	2300      	movs	r3, #0
 800c396:	9300      	str	r3, [sp, #0]
 800c398:	2300      	movs	r3, #0
 800c39a:	2100      	movs	r1, #0
 800c39c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c39e:	f7ff fe09 	bl	800bfb4 <xTimerGenericCommand>
 800c3a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c3a4:	6a3b      	ldr	r3, [r7, #32]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d14d      	bne.n	800c446 <prvProcessReceivedCommands+0x196>
 800c3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	61bb      	str	r3, [r7, #24]
 800c3bc:	e7fe      	b.n	800c3bc <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3c4:	f023 0301 	bic.w	r3, r3, #1
 800c3c8:	b2da      	uxtb	r2, r3
 800c3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c3d0:	e039      	b.n	800c446 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3d8:	f043 0301 	orr.w	r3, r3, #1
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c3e4:	68ba      	ldr	r2, [r7, #8]
 800c3e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c3ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ec:	699b      	ldr	r3, [r3, #24]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d109      	bne.n	800c406 <prvProcessReceivedCommands+0x156>
 800c3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f6:	f383 8811 	msr	BASEPRI, r3
 800c3fa:	f3bf 8f6f 	isb	sy
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	617b      	str	r3, [r7, #20]
 800c404:	e7fe      	b.n	800c404 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c408:	699a      	ldr	r2, [r3, #24]
 800c40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c40c:	18d1      	adds	r1, r2, r3
 800c40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c414:	f7ff ff0a 	bl	800c22c <prvInsertTimerInActiveList>
					break;
 800c418:	e015      	b.n	800c446 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c420:	f003 0302 	and.w	r3, r3, #2
 800c424:	2b00      	cmp	r3, #0
 800c426:	d103      	bne.n	800c430 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800c428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c42a:	f000 fbc3 	bl	800cbb4 <vPortFree>
 800c42e:	e00a      	b.n	800c446 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c432:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c436:	f023 0301 	bic.w	r3, r3, #1
 800c43a:	b2da      	uxtb	r2, r3
 800c43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c43e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c442:	e000      	b.n	800c446 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c444:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c446:	4b07      	ldr	r3, [pc, #28]	; (800c464 <prvProcessReceivedCommands+0x1b4>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	1d39      	adds	r1, r7, #4
 800c44c:	2200      	movs	r2, #0
 800c44e:	4618      	mov	r0, r3
 800c450:	f7fe f904 	bl	800a65c <xQueueReceive>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	f47f af2e 	bne.w	800c2b8 <prvProcessReceivedCommands+0x8>
	}
}
 800c45c:	bf00      	nop
 800c45e:	3730      	adds	r7, #48	; 0x30
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}
 800c464:	20000e04 	.word	0x20000e04

0800c468 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b088      	sub	sp, #32
 800c46c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c46e:	e047      	b.n	800c500 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c470:	4b2d      	ldr	r3, [pc, #180]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	68db      	ldr	r3, [r3, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c47a:	4b2b      	ldr	r3, [pc, #172]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	68db      	ldr	r3, [r3, #12]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	3304      	adds	r3, #4
 800c488:	4618      	mov	r0, r3
 800c48a:	f7fd fd3d 	bl	8009f08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	6a1b      	ldr	r3, [r3, #32]
 800c492:	68f8      	ldr	r0, [r7, #12]
 800c494:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c49c:	f003 0304 	and.w	r3, r3, #4
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d02d      	beq.n	800c500 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	699b      	ldr	r3, [r3, #24]
 800c4a8:	693a      	ldr	r2, [r7, #16]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c4ae:	68ba      	ldr	r2, [r7, #8]
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	429a      	cmp	r2, r3
 800c4b4:	d90e      	bls.n	800c4d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	68ba      	ldr	r2, [r7, #8]
 800c4ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c4c2:	4b19      	ldr	r3, [pc, #100]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	3304      	adds	r3, #4
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	4610      	mov	r0, r2
 800c4ce:	f7fd fce2 	bl	8009e96 <vListInsert>
 800c4d2:	e015      	b.n	800c500 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	9300      	str	r3, [sp, #0]
 800c4d8:	2300      	movs	r3, #0
 800c4da:	693a      	ldr	r2, [r7, #16]
 800c4dc:	2100      	movs	r1, #0
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f7ff fd68 	bl	800bfb4 <xTimerGenericCommand>
 800c4e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d109      	bne.n	800c500 <prvSwitchTimerLists+0x98>
 800c4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f0:	f383 8811 	msr	BASEPRI, r3
 800c4f4:	f3bf 8f6f 	isb	sy
 800c4f8:	f3bf 8f4f 	dsb	sy
 800c4fc:	603b      	str	r3, [r7, #0]
 800c4fe:	e7fe      	b.n	800c4fe <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c500:	4b09      	ldr	r3, [pc, #36]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d1b2      	bne.n	800c470 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c50a:	4b07      	ldr	r3, [pc, #28]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c510:	4b06      	ldr	r3, [pc, #24]	; (800c52c <prvSwitchTimerLists+0xc4>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a04      	ldr	r2, [pc, #16]	; (800c528 <prvSwitchTimerLists+0xc0>)
 800c516:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c518:	4a04      	ldr	r2, [pc, #16]	; (800c52c <prvSwitchTimerLists+0xc4>)
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	6013      	str	r3, [r2, #0]
}
 800c51e:	bf00      	nop
 800c520:	3718      	adds	r7, #24
 800c522:	46bd      	mov	sp, r7
 800c524:	bd80      	pop	{r7, pc}
 800c526:	bf00      	nop
 800c528:	20000dfc 	.word	0x20000dfc
 800c52c:	20000e00 	.word	0x20000e00

0800c530 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c536:	f000 f961 	bl	800c7fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c53a:	4b15      	ldr	r3, [pc, #84]	; (800c590 <prvCheckForValidListAndQueue+0x60>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d120      	bne.n	800c584 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c542:	4814      	ldr	r0, [pc, #80]	; (800c594 <prvCheckForValidListAndQueue+0x64>)
 800c544:	f7fd fc56 	bl	8009df4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c548:	4813      	ldr	r0, [pc, #76]	; (800c598 <prvCheckForValidListAndQueue+0x68>)
 800c54a:	f7fd fc53 	bl	8009df4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c54e:	4b13      	ldr	r3, [pc, #76]	; (800c59c <prvCheckForValidListAndQueue+0x6c>)
 800c550:	4a10      	ldr	r2, [pc, #64]	; (800c594 <prvCheckForValidListAndQueue+0x64>)
 800c552:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c554:	4b12      	ldr	r3, [pc, #72]	; (800c5a0 <prvCheckForValidListAndQueue+0x70>)
 800c556:	4a10      	ldr	r2, [pc, #64]	; (800c598 <prvCheckForValidListAndQueue+0x68>)
 800c558:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c55a:	2300      	movs	r3, #0
 800c55c:	9300      	str	r3, [sp, #0]
 800c55e:	4b11      	ldr	r3, [pc, #68]	; (800c5a4 <prvCheckForValidListAndQueue+0x74>)
 800c560:	4a11      	ldr	r2, [pc, #68]	; (800c5a8 <prvCheckForValidListAndQueue+0x78>)
 800c562:	2110      	movs	r1, #16
 800c564:	200a      	movs	r0, #10
 800c566:	f7fd fd61 	bl	800a02c <xQueueGenericCreateStatic>
 800c56a:	4602      	mov	r2, r0
 800c56c:	4b08      	ldr	r3, [pc, #32]	; (800c590 <prvCheckForValidListAndQueue+0x60>)
 800c56e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c570:	4b07      	ldr	r3, [pc, #28]	; (800c590 <prvCheckForValidListAndQueue+0x60>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d005      	beq.n	800c584 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c578:	4b05      	ldr	r3, [pc, #20]	; (800c590 <prvCheckForValidListAndQueue+0x60>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	490b      	ldr	r1, [pc, #44]	; (800c5ac <prvCheckForValidListAndQueue+0x7c>)
 800c57e:	4618      	mov	r0, r3
 800c580:	f7fe fbf6 	bl	800ad70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c584:	f000 f968 	bl	800c858 <vPortExitCritical>
}
 800c588:	bf00      	nop
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	bf00      	nop
 800c590:	20000e04 	.word	0x20000e04
 800c594:	20000dd4 	.word	0x20000dd4
 800c598:	20000de8 	.word	0x20000de8
 800c59c:	20000dfc 	.word	0x20000dfc
 800c5a0:	20000e00 	.word	0x20000e00
 800c5a4:	20000eb0 	.word	0x20000eb0
 800c5a8:	20000e10 	.word	0x20000e10
 800c5ac:	0800e2d4 	.word	0x0800e2d4

0800c5b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b085      	sub	sp, #20
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	60f8      	str	r0, [r7, #12]
 800c5b8:	60b9      	str	r1, [r7, #8]
 800c5ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	3b04      	subs	r3, #4
 800c5c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c5c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	3b04      	subs	r3, #4
 800c5ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	f023 0201 	bic.w	r2, r3, #1
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	3b04      	subs	r3, #4
 800c5de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c5e0:	4a0c      	ldr	r2, [pc, #48]	; (800c614 <pxPortInitialiseStack+0x64>)
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	3b14      	subs	r3, #20
 800c5ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	3b04      	subs	r3, #4
 800c5f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f06f 0202 	mvn.w	r2, #2
 800c5fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	3b20      	subs	r3, #32
 800c604:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c606:	68fb      	ldr	r3, [r7, #12]
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3714      	adds	r7, #20
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr
 800c614:	0800c619 	.word	0x0800c619

0800c618 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c618:	b480      	push	{r7}
 800c61a:	b085      	sub	sp, #20
 800c61c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c61e:	2300      	movs	r3, #0
 800c620:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c622:	4b11      	ldr	r3, [pc, #68]	; (800c668 <prvTaskExitError+0x50>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c62a:	d009      	beq.n	800c640 <prvTaskExitError+0x28>
 800c62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c630:	f383 8811 	msr	BASEPRI, r3
 800c634:	f3bf 8f6f 	isb	sy
 800c638:	f3bf 8f4f 	dsb	sy
 800c63c:	60fb      	str	r3, [r7, #12]
 800c63e:	e7fe      	b.n	800c63e <prvTaskExitError+0x26>
 800c640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c644:	f383 8811 	msr	BASEPRI, r3
 800c648:	f3bf 8f6f 	isb	sy
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c652:	bf00      	nop
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d0fc      	beq.n	800c654 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c65a:	bf00      	nop
 800c65c:	3714      	adds	r7, #20
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop
 800c668:	2000011c 	.word	0x2000011c
 800c66c:	00000000 	.word	0x00000000

0800c670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c670:	4b07      	ldr	r3, [pc, #28]	; (800c690 <pxCurrentTCBConst2>)
 800c672:	6819      	ldr	r1, [r3, #0]
 800c674:	6808      	ldr	r0, [r1, #0]
 800c676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67a:	f380 8809 	msr	PSP, r0
 800c67e:	f3bf 8f6f 	isb	sy
 800c682:	f04f 0000 	mov.w	r0, #0
 800c686:	f380 8811 	msr	BASEPRI, r0
 800c68a:	4770      	bx	lr
 800c68c:	f3af 8000 	nop.w

0800c690 <pxCurrentTCBConst2>:
 800c690:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c694:	bf00      	nop
 800c696:	bf00      	nop

0800c698 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c698:	4808      	ldr	r0, [pc, #32]	; (800c6bc <prvPortStartFirstTask+0x24>)
 800c69a:	6800      	ldr	r0, [r0, #0]
 800c69c:	6800      	ldr	r0, [r0, #0]
 800c69e:	f380 8808 	msr	MSP, r0
 800c6a2:	f04f 0000 	mov.w	r0, #0
 800c6a6:	f380 8814 	msr	CONTROL, r0
 800c6aa:	b662      	cpsie	i
 800c6ac:	b661      	cpsie	f
 800c6ae:	f3bf 8f4f 	dsb	sy
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	df00      	svc	0
 800c6b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c6ba:	bf00      	nop
 800c6bc:	e000ed08 	.word	0xe000ed08

0800c6c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b086      	sub	sp, #24
 800c6c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c6c6:	4b44      	ldr	r3, [pc, #272]	; (800c7d8 <xPortStartScheduler+0x118>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	4a44      	ldr	r2, [pc, #272]	; (800c7dc <xPortStartScheduler+0x11c>)
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d109      	bne.n	800c6e4 <xPortStartScheduler+0x24>
 800c6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	613b      	str	r3, [r7, #16]
 800c6e2:	e7fe      	b.n	800c6e2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c6e4:	4b3c      	ldr	r3, [pc, #240]	; (800c7d8 <xPortStartScheduler+0x118>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a3d      	ldr	r2, [pc, #244]	; (800c7e0 <xPortStartScheduler+0x120>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d109      	bne.n	800c702 <xPortStartScheduler+0x42>
 800c6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f2:	f383 8811 	msr	BASEPRI, r3
 800c6f6:	f3bf 8f6f 	isb	sy
 800c6fa:	f3bf 8f4f 	dsb	sy
 800c6fe:	60fb      	str	r3, [r7, #12]
 800c700:	e7fe      	b.n	800c700 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c702:	4b38      	ldr	r3, [pc, #224]	; (800c7e4 <xPortStartScheduler+0x124>)
 800c704:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c706:	697b      	ldr	r3, [r7, #20]
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	22ff      	movs	r2, #255	; 0xff
 800c712:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c71c:	78fb      	ldrb	r3, [r7, #3]
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c724:	b2da      	uxtb	r2, r3
 800c726:	4b30      	ldr	r3, [pc, #192]	; (800c7e8 <xPortStartScheduler+0x128>)
 800c728:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c72a:	4b30      	ldr	r3, [pc, #192]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c72c:	2207      	movs	r2, #7
 800c72e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c730:	e009      	b.n	800c746 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c732:	4b2e      	ldr	r3, [pc, #184]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	3b01      	subs	r3, #1
 800c738:	4a2c      	ldr	r2, [pc, #176]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c73a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c73c:	78fb      	ldrb	r3, [r7, #3]
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	005b      	lsls	r3, r3, #1
 800c742:	b2db      	uxtb	r3, r3
 800c744:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c746:	78fb      	ldrb	r3, [r7, #3]
 800c748:	b2db      	uxtb	r3, r3
 800c74a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c74e:	2b80      	cmp	r3, #128	; 0x80
 800c750:	d0ef      	beq.n	800c732 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c752:	4b26      	ldr	r3, [pc, #152]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f1c3 0307 	rsb	r3, r3, #7
 800c75a:	2b04      	cmp	r3, #4
 800c75c:	d009      	beq.n	800c772 <xPortStartScheduler+0xb2>
 800c75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c762:	f383 8811 	msr	BASEPRI, r3
 800c766:	f3bf 8f6f 	isb	sy
 800c76a:	f3bf 8f4f 	dsb	sy
 800c76e:	60bb      	str	r3, [r7, #8]
 800c770:	e7fe      	b.n	800c770 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c772:	4b1e      	ldr	r3, [pc, #120]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	021b      	lsls	r3, r3, #8
 800c778:	4a1c      	ldr	r2, [pc, #112]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c77a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c77c:	4b1b      	ldr	r3, [pc, #108]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c784:	4a19      	ldr	r2, [pc, #100]	; (800c7ec <xPortStartScheduler+0x12c>)
 800c786:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	b2da      	uxtb	r2, r3
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c790:	4b17      	ldr	r3, [pc, #92]	; (800c7f0 <xPortStartScheduler+0x130>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4a16      	ldr	r2, [pc, #88]	; (800c7f0 <xPortStartScheduler+0x130>)
 800c796:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c79a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c79c:	4b14      	ldr	r3, [pc, #80]	; (800c7f0 <xPortStartScheduler+0x130>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a13      	ldr	r2, [pc, #76]	; (800c7f0 <xPortStartScheduler+0x130>)
 800c7a2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c7a6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c7a8:	f000 f8d6 	bl	800c958 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c7ac:	4b11      	ldr	r3, [pc, #68]	; (800c7f4 <xPortStartScheduler+0x134>)
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c7b2:	f000 f8f5 	bl	800c9a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c7b6:	4b10      	ldr	r3, [pc, #64]	; (800c7f8 <xPortStartScheduler+0x138>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a0f      	ldr	r2, [pc, #60]	; (800c7f8 <xPortStartScheduler+0x138>)
 800c7bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c7c0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c7c2:	f7ff ff69 	bl	800c698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c7c6:	f7fe ff63 	bl	800b690 <vTaskSwitchContext>
	prvTaskExitError();
 800c7ca:	f7ff ff25 	bl	800c618 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3718      	adds	r7, #24
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	e000ed00 	.word	0xe000ed00
 800c7dc:	410fc271 	.word	0x410fc271
 800c7e0:	410fc270 	.word	0x410fc270
 800c7e4:	e000e400 	.word	0xe000e400
 800c7e8:	20000f00 	.word	0x20000f00
 800c7ec:	20000f04 	.word	0x20000f04
 800c7f0:	e000ed20 	.word	0xe000ed20
 800c7f4:	2000011c 	.word	0x2000011c
 800c7f8:	e000ef34 	.word	0xe000ef34

0800c7fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b083      	sub	sp, #12
 800c800:	af00      	add	r7, sp, #0
 800c802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c806:	f383 8811 	msr	BASEPRI, r3
 800c80a:	f3bf 8f6f 	isb	sy
 800c80e:	f3bf 8f4f 	dsb	sy
 800c812:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c814:	4b0e      	ldr	r3, [pc, #56]	; (800c850 <vPortEnterCritical+0x54>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	3301      	adds	r3, #1
 800c81a:	4a0d      	ldr	r2, [pc, #52]	; (800c850 <vPortEnterCritical+0x54>)
 800c81c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c81e:	4b0c      	ldr	r3, [pc, #48]	; (800c850 <vPortEnterCritical+0x54>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	2b01      	cmp	r3, #1
 800c824:	d10e      	bne.n	800c844 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c826:	4b0b      	ldr	r3, [pc, #44]	; (800c854 <vPortEnterCritical+0x58>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	b2db      	uxtb	r3, r3
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d009      	beq.n	800c844 <vPortEnterCritical+0x48>
 800c830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	603b      	str	r3, [r7, #0]
 800c842:	e7fe      	b.n	800c842 <vPortEnterCritical+0x46>
	}
}
 800c844:	bf00      	nop
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr
 800c850:	2000011c 	.word	0x2000011c
 800c854:	e000ed04 	.word	0xe000ed04

0800c858 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c858:	b480      	push	{r7}
 800c85a:	b083      	sub	sp, #12
 800c85c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c85e:	4b11      	ldr	r3, [pc, #68]	; (800c8a4 <vPortExitCritical+0x4c>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d109      	bne.n	800c87a <vPortExitCritical+0x22>
 800c866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c86a:	f383 8811 	msr	BASEPRI, r3
 800c86e:	f3bf 8f6f 	isb	sy
 800c872:	f3bf 8f4f 	dsb	sy
 800c876:	607b      	str	r3, [r7, #4]
 800c878:	e7fe      	b.n	800c878 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c87a:	4b0a      	ldr	r3, [pc, #40]	; (800c8a4 <vPortExitCritical+0x4c>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	3b01      	subs	r3, #1
 800c880:	4a08      	ldr	r2, [pc, #32]	; (800c8a4 <vPortExitCritical+0x4c>)
 800c882:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c884:	4b07      	ldr	r3, [pc, #28]	; (800c8a4 <vPortExitCritical+0x4c>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d104      	bne.n	800c896 <vPortExitCritical+0x3e>
 800c88c:	2300      	movs	r3, #0
 800c88e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c896:	bf00      	nop
 800c898:	370c      	adds	r7, #12
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	2000011c 	.word	0x2000011c
	...

0800c8b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c8b0:	f3ef 8009 	mrs	r0, PSP
 800c8b4:	f3bf 8f6f 	isb	sy
 800c8b8:	4b15      	ldr	r3, [pc, #84]	; (800c910 <pxCurrentTCBConst>)
 800c8ba:	681a      	ldr	r2, [r3, #0]
 800c8bc:	f01e 0f10 	tst.w	lr, #16
 800c8c0:	bf08      	it	eq
 800c8c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c8c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ca:	6010      	str	r0, [r2, #0]
 800c8cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c8d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c8d4:	f380 8811 	msr	BASEPRI, r0
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	f3bf 8f6f 	isb	sy
 800c8e0:	f7fe fed6 	bl	800b690 <vTaskSwitchContext>
 800c8e4:	f04f 0000 	mov.w	r0, #0
 800c8e8:	f380 8811 	msr	BASEPRI, r0
 800c8ec:	bc09      	pop	{r0, r3}
 800c8ee:	6819      	ldr	r1, [r3, #0]
 800c8f0:	6808      	ldr	r0, [r1, #0]
 800c8f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f6:	f01e 0f10 	tst.w	lr, #16
 800c8fa:	bf08      	it	eq
 800c8fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c900:	f380 8809 	msr	PSP, r0
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	4770      	bx	lr
 800c90a:	bf00      	nop
 800c90c:	f3af 8000 	nop.w

0800c910 <pxCurrentTCBConst>:
 800c910:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c914:	bf00      	nop
 800c916:	bf00      	nop

0800c918 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
	__asm volatile
 800c91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c922:	f383 8811 	msr	BASEPRI, r3
 800c926:	f3bf 8f6f 	isb	sy
 800c92a:	f3bf 8f4f 	dsb	sy
 800c92e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c930:	f7fe fdf6 	bl	800b520 <xTaskIncrementTick>
 800c934:	4603      	mov	r3, r0
 800c936:	2b00      	cmp	r3, #0
 800c938:	d003      	beq.n	800c942 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c93a:	4b06      	ldr	r3, [pc, #24]	; (800c954 <SysTick_Handler+0x3c>)
 800c93c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c940:	601a      	str	r2, [r3, #0]
 800c942:	2300      	movs	r3, #0
 800c944:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c94c:	bf00      	nop
 800c94e:	3708      	adds	r7, #8
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}
 800c954:	e000ed04 	.word	0xe000ed04

0800c958 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c958:	b480      	push	{r7}
 800c95a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c95c:	4b0b      	ldr	r3, [pc, #44]	; (800c98c <vPortSetupTimerInterrupt+0x34>)
 800c95e:	2200      	movs	r2, #0
 800c960:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c962:	4b0b      	ldr	r3, [pc, #44]	; (800c990 <vPortSetupTimerInterrupt+0x38>)
 800c964:	2200      	movs	r2, #0
 800c966:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c968:	4b0a      	ldr	r3, [pc, #40]	; (800c994 <vPortSetupTimerInterrupt+0x3c>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a0a      	ldr	r2, [pc, #40]	; (800c998 <vPortSetupTimerInterrupt+0x40>)
 800c96e:	fba2 2303 	umull	r2, r3, r2, r3
 800c972:	099b      	lsrs	r3, r3, #6
 800c974:	4a09      	ldr	r2, [pc, #36]	; (800c99c <vPortSetupTimerInterrupt+0x44>)
 800c976:	3b01      	subs	r3, #1
 800c978:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c97a:	4b04      	ldr	r3, [pc, #16]	; (800c98c <vPortSetupTimerInterrupt+0x34>)
 800c97c:	2207      	movs	r2, #7
 800c97e:	601a      	str	r2, [r3, #0]
}
 800c980:	bf00      	nop
 800c982:	46bd      	mov	sp, r7
 800c984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c988:	4770      	bx	lr
 800c98a:	bf00      	nop
 800c98c:	e000e010 	.word	0xe000e010
 800c990:	e000e018 	.word	0xe000e018
 800c994:	20000000 	.word	0x20000000
 800c998:	10624dd3 	.word	0x10624dd3
 800c99c:	e000e014 	.word	0xe000e014

0800c9a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c9a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c9b0 <vPortEnableVFP+0x10>
 800c9a4:	6801      	ldr	r1, [r0, #0]
 800c9a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c9aa:	6001      	str	r1, [r0, #0]
 800c9ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c9ae:	bf00      	nop
 800c9b0:	e000ed88 	.word	0xe000ed88

0800c9b4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c9b4:	b480      	push	{r7}
 800c9b6:	b085      	sub	sp, #20
 800c9b8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c9ba:	f3ef 8305 	mrs	r3, IPSR
 800c9be:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2b0f      	cmp	r3, #15
 800c9c4:	d913      	bls.n	800c9ee <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c9c6:	4a16      	ldr	r2, [pc, #88]	; (800ca20 <vPortValidateInterruptPriority+0x6c>)
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	4413      	add	r3, r2
 800c9cc:	781b      	ldrb	r3, [r3, #0]
 800c9ce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c9d0:	4b14      	ldr	r3, [pc, #80]	; (800ca24 <vPortValidateInterruptPriority+0x70>)
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	7afa      	ldrb	r2, [r7, #11]
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d209      	bcs.n	800c9ee <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c9da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9de:	f383 8811 	msr	BASEPRI, r3
 800c9e2:	f3bf 8f6f 	isb	sy
 800c9e6:	f3bf 8f4f 	dsb	sy
 800c9ea:	607b      	str	r3, [r7, #4]
 800c9ec:	e7fe      	b.n	800c9ec <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c9ee:	4b0e      	ldr	r3, [pc, #56]	; (800ca28 <vPortValidateInterruptPriority+0x74>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c9f6:	4b0d      	ldr	r3, [pc, #52]	; (800ca2c <vPortValidateInterruptPriority+0x78>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d909      	bls.n	800ca12 <vPortValidateInterruptPriority+0x5e>
 800c9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca02:	f383 8811 	msr	BASEPRI, r3
 800ca06:	f3bf 8f6f 	isb	sy
 800ca0a:	f3bf 8f4f 	dsb	sy
 800ca0e:	603b      	str	r3, [r7, #0]
 800ca10:	e7fe      	b.n	800ca10 <vPortValidateInterruptPriority+0x5c>
	}
 800ca12:	bf00      	nop
 800ca14:	3714      	adds	r7, #20
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	e000e3f0 	.word	0xe000e3f0
 800ca24:	20000f00 	.word	0x20000f00
 800ca28:	e000ed0c 	.word	0xe000ed0c
 800ca2c:	20000f04 	.word	0x20000f04

0800ca30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b08a      	sub	sp, #40	; 0x28
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ca3c:	f7fe fca4 	bl	800b388 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ca40:	4b57      	ldr	r3, [pc, #348]	; (800cba0 <pvPortMalloc+0x170>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d101      	bne.n	800ca4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ca48:	f000 f90c 	bl	800cc64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ca4c:	4b55      	ldr	r3, [pc, #340]	; (800cba4 <pvPortMalloc+0x174>)
 800ca4e:	681a      	ldr	r2, [r3, #0]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	4013      	ands	r3, r2
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	f040 808c 	bne.w	800cb72 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d01c      	beq.n	800ca9a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ca60:	2208      	movs	r2, #8
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	4413      	add	r3, r2
 800ca66:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f003 0307 	and.w	r3, r3, #7
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d013      	beq.n	800ca9a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f023 0307 	bic.w	r3, r3, #7
 800ca78:	3308      	adds	r3, #8
 800ca7a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f003 0307 	and.w	r3, r3, #7
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d009      	beq.n	800ca9a <pvPortMalloc+0x6a>
 800ca86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
 800ca96:	617b      	str	r3, [r7, #20]
 800ca98:	e7fe      	b.n	800ca98 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d068      	beq.n	800cb72 <pvPortMalloc+0x142>
 800caa0:	4b41      	ldr	r3, [pc, #260]	; (800cba8 <pvPortMalloc+0x178>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d863      	bhi.n	800cb72 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800caaa:	4b40      	ldr	r3, [pc, #256]	; (800cbac <pvPortMalloc+0x17c>)
 800caac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800caae:	4b3f      	ldr	r3, [pc, #252]	; (800cbac <pvPortMalloc+0x17c>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cab4:	e004      	b.n	800cac0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800cab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800caba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	687a      	ldr	r2, [r7, #4]
 800cac6:	429a      	cmp	r2, r3
 800cac8:	d903      	bls.n	800cad2 <pvPortMalloc+0xa2>
 800caca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d1f1      	bne.n	800cab6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cad2:	4b33      	ldr	r3, [pc, #204]	; (800cba0 <pvPortMalloc+0x170>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cad8:	429a      	cmp	r2, r3
 800cada:	d04a      	beq.n	800cb72 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cadc:	6a3b      	ldr	r3, [r7, #32]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2208      	movs	r2, #8
 800cae2:	4413      	add	r3, r2
 800cae4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	6a3b      	ldr	r3, [r7, #32]
 800caec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800caee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf0:	685a      	ldr	r2, [r3, #4]
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	1ad2      	subs	r2, r2, r3
 800caf6:	2308      	movs	r3, #8
 800caf8:	005b      	lsls	r3, r3, #1
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d91e      	bls.n	800cb3c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cafe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	4413      	add	r3, r2
 800cb04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb06:	69bb      	ldr	r3, [r7, #24]
 800cb08:	f003 0307 	and.w	r3, r3, #7
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d009      	beq.n	800cb24 <pvPortMalloc+0xf4>
 800cb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb14:	f383 8811 	msr	BASEPRI, r3
 800cb18:	f3bf 8f6f 	isb	sy
 800cb1c:	f3bf 8f4f 	dsb	sy
 800cb20:	613b      	str	r3, [r7, #16]
 800cb22:	e7fe      	b.n	800cb22 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb26:	685a      	ldr	r2, [r3, #4]
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	1ad2      	subs	r2, r2, r3
 800cb2c:	69bb      	ldr	r3, [r7, #24]
 800cb2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cb36:	69b8      	ldr	r0, [r7, #24]
 800cb38:	f000 f8f6 	bl	800cd28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cb3c:	4b1a      	ldr	r3, [pc, #104]	; (800cba8 <pvPortMalloc+0x178>)
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb42:	685b      	ldr	r3, [r3, #4]
 800cb44:	1ad3      	subs	r3, r2, r3
 800cb46:	4a18      	ldr	r2, [pc, #96]	; (800cba8 <pvPortMalloc+0x178>)
 800cb48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cb4a:	4b17      	ldr	r3, [pc, #92]	; (800cba8 <pvPortMalloc+0x178>)
 800cb4c:	681a      	ldr	r2, [r3, #0]
 800cb4e:	4b18      	ldr	r3, [pc, #96]	; (800cbb0 <pvPortMalloc+0x180>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d203      	bcs.n	800cb5e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cb56:	4b14      	ldr	r3, [pc, #80]	; (800cba8 <pvPortMalloc+0x178>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	4a15      	ldr	r2, [pc, #84]	; (800cbb0 <pvPortMalloc+0x180>)
 800cb5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cb5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb60:	685a      	ldr	r2, [r3, #4]
 800cb62:	4b10      	ldr	r3, [pc, #64]	; (800cba4 <pvPortMalloc+0x174>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	431a      	orrs	r2, r3
 800cb68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cb6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb6e:	2200      	movs	r2, #0
 800cb70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb72:	f7fe fc17 	bl	800b3a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb76:	69fb      	ldr	r3, [r7, #28]
 800cb78:	f003 0307 	and.w	r3, r3, #7
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d009      	beq.n	800cb94 <pvPortMalloc+0x164>
 800cb80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb84:	f383 8811 	msr	BASEPRI, r3
 800cb88:	f3bf 8f6f 	isb	sy
 800cb8c:	f3bf 8f4f 	dsb	sy
 800cb90:	60fb      	str	r3, [r7, #12]
 800cb92:	e7fe      	b.n	800cb92 <pvPortMalloc+0x162>
	return pvReturn;
 800cb94:	69fb      	ldr	r3, [r7, #28]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3728      	adds	r7, #40	; 0x28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	20001ac8 	.word	0x20001ac8
 800cba4:	20001ad4 	.word	0x20001ad4
 800cba8:	20001acc 	.word	0x20001acc
 800cbac:	20001ac0 	.word	0x20001ac0
 800cbb0:	20001ad0 	.word	0x20001ad0

0800cbb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b086      	sub	sp, #24
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d046      	beq.n	800cc54 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cbc6:	2308      	movs	r3, #8
 800cbc8:	425b      	negs	r3, r3
 800cbca:	697a      	ldr	r2, [r7, #20]
 800cbcc:	4413      	add	r3, r2
 800cbce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	685a      	ldr	r2, [r3, #4]
 800cbd8:	4b20      	ldr	r3, [pc, #128]	; (800cc5c <vPortFree+0xa8>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4013      	ands	r3, r2
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d109      	bne.n	800cbf6 <vPortFree+0x42>
 800cbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe6:	f383 8811 	msr	BASEPRI, r3
 800cbea:	f3bf 8f6f 	isb	sy
 800cbee:	f3bf 8f4f 	dsb	sy
 800cbf2:	60fb      	str	r3, [r7, #12]
 800cbf4:	e7fe      	b.n	800cbf4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d009      	beq.n	800cc12 <vPortFree+0x5e>
 800cbfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc02:	f383 8811 	msr	BASEPRI, r3
 800cc06:	f3bf 8f6f 	isb	sy
 800cc0a:	f3bf 8f4f 	dsb	sy
 800cc0e:	60bb      	str	r3, [r7, #8]
 800cc10:	e7fe      	b.n	800cc10 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	685a      	ldr	r2, [r3, #4]
 800cc16:	4b11      	ldr	r3, [pc, #68]	; (800cc5c <vPortFree+0xa8>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4013      	ands	r3, r2
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d019      	beq.n	800cc54 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d115      	bne.n	800cc54 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	685a      	ldr	r2, [r3, #4]
 800cc2c:	4b0b      	ldr	r3, [pc, #44]	; (800cc5c <vPortFree+0xa8>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	43db      	mvns	r3, r3
 800cc32:	401a      	ands	r2, r3
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cc38:	f7fe fba6 	bl	800b388 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	685a      	ldr	r2, [r3, #4]
 800cc40:	4b07      	ldr	r3, [pc, #28]	; (800cc60 <vPortFree+0xac>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	4413      	add	r3, r2
 800cc46:	4a06      	ldr	r2, [pc, #24]	; (800cc60 <vPortFree+0xac>)
 800cc48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cc4a:	6938      	ldr	r0, [r7, #16]
 800cc4c:	f000 f86c 	bl	800cd28 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cc50:	f7fe fba8 	bl	800b3a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc54:	bf00      	nop
 800cc56:	3718      	adds	r7, #24
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}
 800cc5c:	20001ad4 	.word	0x20001ad4
 800cc60:	20001acc 	.word	0x20001acc

0800cc64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cc64:	b480      	push	{r7}
 800cc66:	b085      	sub	sp, #20
 800cc68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cc6a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800cc6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cc70:	4b27      	ldr	r3, [pc, #156]	; (800cd10 <prvHeapInit+0xac>)
 800cc72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f003 0307 	and.w	r3, r3, #7
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d00c      	beq.n	800cc98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	3307      	adds	r3, #7
 800cc82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	f023 0307 	bic.w	r3, r3, #7
 800cc8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cc8c:	68ba      	ldr	r2, [r7, #8]
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	1ad3      	subs	r3, r2, r3
 800cc92:	4a1f      	ldr	r2, [pc, #124]	; (800cd10 <prvHeapInit+0xac>)
 800cc94:	4413      	add	r3, r2
 800cc96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cc9c:	4a1d      	ldr	r2, [pc, #116]	; (800cd14 <prvHeapInit+0xb0>)
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cca2:	4b1c      	ldr	r3, [pc, #112]	; (800cd14 <prvHeapInit+0xb0>)
 800cca4:	2200      	movs	r2, #0
 800cca6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	68ba      	ldr	r2, [r7, #8]
 800ccac:	4413      	add	r3, r2
 800ccae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ccb0:	2208      	movs	r2, #8
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	1a9b      	subs	r3, r3, r2
 800ccb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f023 0307 	bic.w	r3, r3, #7
 800ccbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	4a15      	ldr	r2, [pc, #84]	; (800cd18 <prvHeapInit+0xb4>)
 800ccc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ccc6:	4b14      	ldr	r3, [pc, #80]	; (800cd18 <prvHeapInit+0xb4>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	2200      	movs	r2, #0
 800cccc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ccce:	4b12      	ldr	r3, [pc, #72]	; (800cd18 <prvHeapInit+0xb4>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	1ad2      	subs	r2, r2, r3
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cce4:	4b0c      	ldr	r3, [pc, #48]	; (800cd18 <prvHeapInit+0xb4>)
 800cce6:	681a      	ldr	r2, [r3, #0]
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	685b      	ldr	r3, [r3, #4]
 800ccf0:	4a0a      	ldr	r2, [pc, #40]	; (800cd1c <prvHeapInit+0xb8>)
 800ccf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	4a09      	ldr	r2, [pc, #36]	; (800cd20 <prvHeapInit+0xbc>)
 800ccfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ccfc:	4b09      	ldr	r3, [pc, #36]	; (800cd24 <prvHeapInit+0xc0>)
 800ccfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cd02:	601a      	str	r2, [r3, #0]
}
 800cd04:	bf00      	nop
 800cd06:	3714      	adds	r7, #20
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0e:	4770      	bx	lr
 800cd10:	20000f08 	.word	0x20000f08
 800cd14:	20001ac0 	.word	0x20001ac0
 800cd18:	20001ac8 	.word	0x20001ac8
 800cd1c:	20001ad0 	.word	0x20001ad0
 800cd20:	20001acc 	.word	0x20001acc
 800cd24:	20001ad4 	.word	0x20001ad4

0800cd28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b085      	sub	sp, #20
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cd30:	4b28      	ldr	r3, [pc, #160]	; (800cdd4 <prvInsertBlockIntoFreeList+0xac>)
 800cd32:	60fb      	str	r3, [r7, #12]
 800cd34:	e002      	b.n	800cd3c <prvInsertBlockIntoFreeList+0x14>
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	60fb      	str	r3, [r7, #12]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	687a      	ldr	r2, [r7, #4]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d8f7      	bhi.n	800cd36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	685b      	ldr	r3, [r3, #4]
 800cd4e:	68ba      	ldr	r2, [r7, #8]
 800cd50:	4413      	add	r3, r2
 800cd52:	687a      	ldr	r2, [r7, #4]
 800cd54:	429a      	cmp	r2, r3
 800cd56:	d108      	bne.n	800cd6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	685a      	ldr	r2, [r3, #4]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	685b      	ldr	r3, [r3, #4]
 800cd60:	441a      	add	r2, r3
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	68ba      	ldr	r2, [r7, #8]
 800cd74:	441a      	add	r2, r3
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	429a      	cmp	r2, r3
 800cd7c:	d118      	bne.n	800cdb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	681a      	ldr	r2, [r3, #0]
 800cd82:	4b15      	ldr	r3, [pc, #84]	; (800cdd8 <prvInsertBlockIntoFreeList+0xb0>)
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d00d      	beq.n	800cda6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	685a      	ldr	r2, [r3, #4]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	685b      	ldr	r3, [r3, #4]
 800cd94:	441a      	add	r2, r3
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	681a      	ldr	r2, [r3, #0]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	601a      	str	r2, [r3, #0]
 800cda4:	e008      	b.n	800cdb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cda6:	4b0c      	ldr	r3, [pc, #48]	; (800cdd8 <prvInsertBlockIntoFreeList+0xb0>)
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	601a      	str	r2, [r3, #0]
 800cdae:	e003      	b.n	800cdb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681a      	ldr	r2, [r3, #0]
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cdb8:	68fa      	ldr	r2, [r7, #12]
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d002      	beq.n	800cdc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	687a      	ldr	r2, [r7, #4]
 800cdc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cdc6:	bf00      	nop
 800cdc8:	3714      	adds	r7, #20
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
 800cdd2:	bf00      	nop
 800cdd4:	20001ac0 	.word	0x20001ac0
 800cdd8:	20001ac8 	.word	0x20001ac8

0800cddc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cde0:	2200      	movs	r2, #0
 800cde2:	4912      	ldr	r1, [pc, #72]	; (800ce2c <MX_USB_DEVICE_Init+0x50>)
 800cde4:	4812      	ldr	r0, [pc, #72]	; (800ce30 <MX_USB_DEVICE_Init+0x54>)
 800cde6:	f7fb faa7 	bl	8008338 <USBD_Init>
 800cdea:	4603      	mov	r3, r0
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d001      	beq.n	800cdf4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cdf0:	f7f4 f894 	bl	8000f1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cdf4:	490f      	ldr	r1, [pc, #60]	; (800ce34 <MX_USB_DEVICE_Init+0x58>)
 800cdf6:	480e      	ldr	r0, [pc, #56]	; (800ce30 <MX_USB_DEVICE_Init+0x54>)
 800cdf8:	f7fb fac9 	bl	800838e <USBD_RegisterClass>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d001      	beq.n	800ce06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ce02:	f7f4 f88b 	bl	8000f1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ce06:	490c      	ldr	r1, [pc, #48]	; (800ce38 <MX_USB_DEVICE_Init+0x5c>)
 800ce08:	4809      	ldr	r0, [pc, #36]	; (800ce30 <MX_USB_DEVICE_Init+0x54>)
 800ce0a:	f7fb f9f7 	bl	80081fc <USBD_CDC_RegisterInterface>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d001      	beq.n	800ce18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ce14:	f7f4 f882 	bl	8000f1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ce18:	4805      	ldr	r0, [pc, #20]	; (800ce30 <MX_USB_DEVICE_Init+0x54>)
 800ce1a:	f7fb fad2 	bl	80083c2 <USBD_Start>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d001      	beq.n	800ce28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ce24:	f7f4 f87a 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ce28:	bf00      	nop
 800ce2a:	bd80      	pop	{r7, pc}
 800ce2c:	20000130 	.word	0x20000130
 800ce30:	2000c144 	.word	0x2000c144
 800ce34:	20000018 	.word	0x20000018
 800ce38:	20000120 	.word	0x20000120

0800ce3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ce40:	2200      	movs	r2, #0
 800ce42:	4905      	ldr	r1, [pc, #20]	; (800ce58 <CDC_Init_FS+0x1c>)
 800ce44:	4805      	ldr	r0, [pc, #20]	; (800ce5c <CDC_Init_FS+0x20>)
 800ce46:	f7fb f9f0 	bl	800822a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ce4a:	4905      	ldr	r1, [pc, #20]	; (800ce60 <CDC_Init_FS+0x24>)
 800ce4c:	4803      	ldr	r0, [pc, #12]	; (800ce5c <CDC_Init_FS+0x20>)
 800ce4e:	f7fb fa06 	bl	800825e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ce52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ce54:	4618      	mov	r0, r3
 800ce56:	bd80      	pop	{r7, pc}
 800ce58:	2000c7f0 	.word	0x2000c7f0
 800ce5c:	2000c144 	.word	0x2000c144
 800ce60:	2000c408 	.word	0x2000c408

0800ce64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ce64:	b480      	push	{r7}
 800ce66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ce68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr

0800ce74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	6039      	str	r1, [r7, #0]
 800ce7e:	71fb      	strb	r3, [r7, #7]
 800ce80:	4613      	mov	r3, r2
 800ce82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ce84:	79fb      	ldrb	r3, [r7, #7]
 800ce86:	2b23      	cmp	r3, #35	; 0x23
 800ce88:	d84a      	bhi.n	800cf20 <CDC_Control_FS+0xac>
 800ce8a:	a201      	add	r2, pc, #4	; (adr r2, 800ce90 <CDC_Control_FS+0x1c>)
 800ce8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce90:	0800cf21 	.word	0x0800cf21
 800ce94:	0800cf21 	.word	0x0800cf21
 800ce98:	0800cf21 	.word	0x0800cf21
 800ce9c:	0800cf21 	.word	0x0800cf21
 800cea0:	0800cf21 	.word	0x0800cf21
 800cea4:	0800cf21 	.word	0x0800cf21
 800cea8:	0800cf21 	.word	0x0800cf21
 800ceac:	0800cf21 	.word	0x0800cf21
 800ceb0:	0800cf21 	.word	0x0800cf21
 800ceb4:	0800cf21 	.word	0x0800cf21
 800ceb8:	0800cf21 	.word	0x0800cf21
 800cebc:	0800cf21 	.word	0x0800cf21
 800cec0:	0800cf21 	.word	0x0800cf21
 800cec4:	0800cf21 	.word	0x0800cf21
 800cec8:	0800cf21 	.word	0x0800cf21
 800cecc:	0800cf21 	.word	0x0800cf21
 800ced0:	0800cf21 	.word	0x0800cf21
 800ced4:	0800cf21 	.word	0x0800cf21
 800ced8:	0800cf21 	.word	0x0800cf21
 800cedc:	0800cf21 	.word	0x0800cf21
 800cee0:	0800cf21 	.word	0x0800cf21
 800cee4:	0800cf21 	.word	0x0800cf21
 800cee8:	0800cf21 	.word	0x0800cf21
 800ceec:	0800cf21 	.word	0x0800cf21
 800cef0:	0800cf21 	.word	0x0800cf21
 800cef4:	0800cf21 	.word	0x0800cf21
 800cef8:	0800cf21 	.word	0x0800cf21
 800cefc:	0800cf21 	.word	0x0800cf21
 800cf00:	0800cf21 	.word	0x0800cf21
 800cf04:	0800cf21 	.word	0x0800cf21
 800cf08:	0800cf21 	.word	0x0800cf21
 800cf0c:	0800cf21 	.word	0x0800cf21
 800cf10:	0800cf21 	.word	0x0800cf21
 800cf14:	0800cf21 	.word	0x0800cf21
 800cf18:	0800cf21 	.word	0x0800cf21
 800cf1c:	0800cf21 	.word	0x0800cf21
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cf20:	bf00      	nop
  }

  return (USBD_OK);
 800cf22:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	370c      	adds	r7, #12
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b082      	sub	sp, #8
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf3a:	6879      	ldr	r1, [r7, #4]
 800cf3c:	4805      	ldr	r0, [pc, #20]	; (800cf54 <CDC_Receive_FS+0x24>)
 800cf3e:	f7fb f98e 	bl	800825e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cf42:	4804      	ldr	r0, [pc, #16]	; (800cf54 <CDC_Receive_FS+0x24>)
 800cf44:	f7fb f9ce 	bl	80082e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cf48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3708      	adds	r7, #8
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	2000c144 	.word	0x2000c144

0800cf58 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b084      	sub	sp, #16
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	460b      	mov	r3, r1
 800cf62:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cf64:	2300      	movs	r3, #0
 800cf66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cf68:	4b0d      	ldr	r3, [pc, #52]	; (800cfa0 <CDC_Transmit_FS+0x48>)
 800cf6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf6e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d001      	beq.n	800cf7e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	e00b      	b.n	800cf96 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cf7e:	887b      	ldrh	r3, [r7, #2]
 800cf80:	461a      	mov	r2, r3
 800cf82:	6879      	ldr	r1, [r7, #4]
 800cf84:	4806      	ldr	r0, [pc, #24]	; (800cfa0 <CDC_Transmit_FS+0x48>)
 800cf86:	f7fb f950 	bl	800822a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cf8a:	4805      	ldr	r0, [pc, #20]	; (800cfa0 <CDC_Transmit_FS+0x48>)
 800cf8c:	f7fb f97b 	bl	8008286 <USBD_CDC_TransmitPacket>
 800cf90:	4603      	mov	r3, r0
 800cf92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cf94:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3710      	adds	r7, #16
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	2000c144 	.word	0x2000c144

0800cfa4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	4603      	mov	r3, r0
 800cfac:	6039      	str	r1, [r7, #0]
 800cfae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	2212      	movs	r2, #18
 800cfb4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cfb6:	4b03      	ldr	r3, [pc, #12]	; (800cfc4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr
 800cfc4:	20000150 	.word	0x20000150

0800cfc8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	4603      	mov	r3, r0
 800cfd0:	6039      	str	r1, [r7, #0]
 800cfd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	2204      	movs	r2, #4
 800cfd8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cfda:	4b03      	ldr	r3, [pc, #12]	; (800cfe8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr
 800cfe8:	20000170 	.word	0x20000170

0800cfec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b082      	sub	sp, #8
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	4603      	mov	r3, r0
 800cff4:	6039      	str	r1, [r7, #0]
 800cff6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cff8:	79fb      	ldrb	r3, [r7, #7]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d105      	bne.n	800d00a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cffe:	683a      	ldr	r2, [r7, #0]
 800d000:	4907      	ldr	r1, [pc, #28]	; (800d020 <USBD_FS_ProductStrDescriptor+0x34>)
 800d002:	4808      	ldr	r0, [pc, #32]	; (800d024 <USBD_FS_ProductStrDescriptor+0x38>)
 800d004:	f7fc f978 	bl	80092f8 <USBD_GetString>
 800d008:	e004      	b.n	800d014 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d00a:	683a      	ldr	r2, [r7, #0]
 800d00c:	4904      	ldr	r1, [pc, #16]	; (800d020 <USBD_FS_ProductStrDescriptor+0x34>)
 800d00e:	4805      	ldr	r0, [pc, #20]	; (800d024 <USBD_FS_ProductStrDescriptor+0x38>)
 800d010:	f7fc f972 	bl	80092f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d014:	4b02      	ldr	r3, [pc, #8]	; (800d020 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d016:	4618      	mov	r0, r3
 800d018:	3708      	adds	r7, #8
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	2000cbd8 	.word	0x2000cbd8
 800d024:	0800e2dc 	.word	0x0800e2dc

0800d028 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b082      	sub	sp, #8
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	4603      	mov	r3, r0
 800d030:	6039      	str	r1, [r7, #0]
 800d032:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d034:	683a      	ldr	r2, [r7, #0]
 800d036:	4904      	ldr	r1, [pc, #16]	; (800d048 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d038:	4804      	ldr	r0, [pc, #16]	; (800d04c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d03a:	f7fc f95d 	bl	80092f8 <USBD_GetString>
  return USBD_StrDesc;
 800d03e:	4b02      	ldr	r3, [pc, #8]	; (800d048 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d040:	4618      	mov	r0, r3
 800d042:	3708      	adds	r7, #8
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}
 800d048:	2000cbd8 	.word	0x2000cbd8
 800d04c:	0800e2f4 	.word	0x0800e2f4

0800d050 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
 800d056:	4603      	mov	r3, r0
 800d058:	6039      	str	r1, [r7, #0]
 800d05a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	221a      	movs	r2, #26
 800d060:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d062:	f000 f855 	bl	800d110 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d066:	4b02      	ldr	r3, [pc, #8]	; (800d070 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3708      	adds	r7, #8
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}
 800d070:	20000174 	.word	0x20000174

0800d074 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b082      	sub	sp, #8
 800d078:	af00      	add	r7, sp, #0
 800d07a:	4603      	mov	r3, r0
 800d07c:	6039      	str	r1, [r7, #0]
 800d07e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d080:	79fb      	ldrb	r3, [r7, #7]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d105      	bne.n	800d092 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d086:	683a      	ldr	r2, [r7, #0]
 800d088:	4907      	ldr	r1, [pc, #28]	; (800d0a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d08a:	4808      	ldr	r0, [pc, #32]	; (800d0ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800d08c:	f7fc f934 	bl	80092f8 <USBD_GetString>
 800d090:	e004      	b.n	800d09c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d092:	683a      	ldr	r2, [r7, #0]
 800d094:	4904      	ldr	r1, [pc, #16]	; (800d0a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d096:	4805      	ldr	r0, [pc, #20]	; (800d0ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800d098:	f7fc f92e 	bl	80092f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d09c:	4b02      	ldr	r3, [pc, #8]	; (800d0a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	3708      	adds	r7, #8
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}
 800d0a6:	bf00      	nop
 800d0a8:	2000cbd8 	.word	0x2000cbd8
 800d0ac:	0800e308 	.word	0x0800e308

0800d0b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	6039      	str	r1, [r7, #0]
 800d0ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d0bc:	79fb      	ldrb	r3, [r7, #7]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d105      	bne.n	800d0ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d0c2:	683a      	ldr	r2, [r7, #0]
 800d0c4:	4907      	ldr	r1, [pc, #28]	; (800d0e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d0c6:	4808      	ldr	r0, [pc, #32]	; (800d0e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d0c8:	f7fc f916 	bl	80092f8 <USBD_GetString>
 800d0cc:	e004      	b.n	800d0d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d0ce:	683a      	ldr	r2, [r7, #0]
 800d0d0:	4904      	ldr	r1, [pc, #16]	; (800d0e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d0d2:	4805      	ldr	r0, [pc, #20]	; (800d0e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d0d4:	f7fc f910 	bl	80092f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0d8:	4b02      	ldr	r3, [pc, #8]	; (800d0e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3708      	adds	r7, #8
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	2000cbd8 	.word	0x2000cbd8
 800d0e8:	0800e314 	.word	0x0800e314

0800d0ec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b083      	sub	sp, #12
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	6039      	str	r1, [r7, #0]
 800d0f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	220c      	movs	r2, #12
 800d0fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d0fe:	4b03      	ldr	r3, [pc, #12]	; (800d10c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d100:	4618      	mov	r0, r3
 800d102:	370c      	adds	r7, #12
 800d104:	46bd      	mov	sp, r7
 800d106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10a:	4770      	bx	lr
 800d10c:	20000164 	.word	0x20000164

0800d110 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d116:	4b0f      	ldr	r3, [pc, #60]	; (800d154 <Get_SerialNum+0x44>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d11c:	4b0e      	ldr	r3, [pc, #56]	; (800d158 <Get_SerialNum+0x48>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d122:	4b0e      	ldr	r3, [pc, #56]	; (800d15c <Get_SerialNum+0x4c>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	4413      	add	r3, r2
 800d12e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d009      	beq.n	800d14a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d136:	2208      	movs	r2, #8
 800d138:	4909      	ldr	r1, [pc, #36]	; (800d160 <Get_SerialNum+0x50>)
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f000 f814 	bl	800d168 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d140:	2204      	movs	r2, #4
 800d142:	4908      	ldr	r1, [pc, #32]	; (800d164 <Get_SerialNum+0x54>)
 800d144:	68b8      	ldr	r0, [r7, #8]
 800d146:	f000 f80f 	bl	800d168 <IntToUnicode>
  }
}
 800d14a:	bf00      	nop
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	1fff7590 	.word	0x1fff7590
 800d158:	1fff7594 	.word	0x1fff7594
 800d15c:	1fff7598 	.word	0x1fff7598
 800d160:	20000176 	.word	0x20000176
 800d164:	20000186 	.word	0x20000186

0800d168 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d168:	b480      	push	{r7}
 800d16a:	b087      	sub	sp, #28
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	4613      	mov	r3, r2
 800d174:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d176:	2300      	movs	r3, #0
 800d178:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d17a:	2300      	movs	r3, #0
 800d17c:	75fb      	strb	r3, [r7, #23]
 800d17e:	e027      	b.n	800d1d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	0f1b      	lsrs	r3, r3, #28
 800d184:	2b09      	cmp	r3, #9
 800d186:	d80b      	bhi.n	800d1a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	0f1b      	lsrs	r3, r3, #28
 800d18c:	b2da      	uxtb	r2, r3
 800d18e:	7dfb      	ldrb	r3, [r7, #23]
 800d190:	005b      	lsls	r3, r3, #1
 800d192:	4619      	mov	r1, r3
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	440b      	add	r3, r1
 800d198:	3230      	adds	r2, #48	; 0x30
 800d19a:	b2d2      	uxtb	r2, r2
 800d19c:	701a      	strb	r2, [r3, #0]
 800d19e:	e00a      	b.n	800d1b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	0f1b      	lsrs	r3, r3, #28
 800d1a4:	b2da      	uxtb	r2, r3
 800d1a6:	7dfb      	ldrb	r3, [r7, #23]
 800d1a8:	005b      	lsls	r3, r3, #1
 800d1aa:	4619      	mov	r1, r3
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	440b      	add	r3, r1
 800d1b0:	3237      	adds	r2, #55	; 0x37
 800d1b2:	b2d2      	uxtb	r2, r2
 800d1b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	011b      	lsls	r3, r3, #4
 800d1ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d1bc:	7dfb      	ldrb	r3, [r7, #23]
 800d1be:	005b      	lsls	r3, r3, #1
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	68ba      	ldr	r2, [r7, #8]
 800d1c4:	4413      	add	r3, r2
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d1ca:	7dfb      	ldrb	r3, [r7, #23]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	75fb      	strb	r3, [r7, #23]
 800d1d0:	7dfa      	ldrb	r2, [r7, #23]
 800d1d2:	79fb      	ldrb	r3, [r7, #7]
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d3d3      	bcc.n	800d180 <IntToUnicode+0x18>
  }
}
 800d1d8:	bf00      	nop
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	4a0d      	ldr	r2, [pc, #52]	; (800d228 <HAL_PCD_MspInit+0x44>)
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d113      	bne.n	800d21e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d1f6:	4b0d      	ldr	r3, [pc, #52]	; (800d22c <HAL_PCD_MspInit+0x48>)
 800d1f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1fa:	4a0c      	ldr	r2, [pc, #48]	; (800d22c <HAL_PCD_MspInit+0x48>)
 800d1fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d200:	6593      	str	r3, [r2, #88]	; 0x58
 800d202:	4b0a      	ldr	r3, [pc, #40]	; (800d22c <HAL_PCD_MspInit+0x48>)
 800d204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d206:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d20a:	60fb      	str	r3, [r7, #12]
 800d20c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 800d20e:	2200      	movs	r2, #0
 800d210:	2105      	movs	r1, #5
 800d212:	2043      	movs	r0, #67	; 0x43
 800d214:	f7f5 fa46 	bl	80026a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800d218:	2043      	movs	r0, #67	; 0x43
 800d21a:	f7f5 fa5f 	bl	80026dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d21e:	bf00      	nop
 800d220:	3710      	adds	r7, #16
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
 800d226:	bf00      	nop
 800d228:	40006800 	.word	0x40006800
 800d22c:	40021000 	.word	0x40021000

0800d230 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b082      	sub	sp, #8
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800d244:	4619      	mov	r1, r3
 800d246:	4610      	mov	r0, r2
 800d248:	f7fb f904 	bl	8008454 <USBD_LL_SetupStage>
}
 800d24c:	bf00      	nop
 800d24e:	3708      	adds	r7, #8
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b082      	sub	sp, #8
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	460b      	mov	r3, r1
 800d25e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800d266:	78fb      	ldrb	r3, [r7, #3]
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	015b      	lsls	r3, r3, #5
 800d26c:	4413      	add	r3, r2
 800d26e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	78fb      	ldrb	r3, [r7, #3]
 800d276:	4619      	mov	r1, r3
 800d278:	f7fb f937 	bl	80084ea <USBD_LL_DataOutStage>
}
 800d27c:	bf00      	nop
 800d27e:	3708      	adds	r7, #8
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b082      	sub	sp, #8
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	460b      	mov	r3, r1
 800d28e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800d296:	78fb      	ldrb	r3, [r7, #3]
 800d298:	687a      	ldr	r2, [r7, #4]
 800d29a:	015b      	lsls	r3, r3, #5
 800d29c:	4413      	add	r3, r2
 800d29e:	333c      	adds	r3, #60	; 0x3c
 800d2a0:	681a      	ldr	r2, [r3, #0]
 800d2a2:	78fb      	ldrb	r3, [r7, #3]
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	f7fb f991 	bl	80085cc <USBD_LL_DataInStage>
}
 800d2aa:	bf00      	nop
 800d2ac:	3708      	adds	r7, #8
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}

0800d2b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2b2:	b580      	push	{r7, lr}
 800d2b4:	b082      	sub	sp, #8
 800d2b6:	af00      	add	r7, sp, #0
 800d2b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	f7fb faa4 	bl	800880e <USBD_LL_SOF>
}
 800d2c6:	bf00      	nop
 800d2c8:	3708      	adds	r7, #8
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}

0800d2ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800d2ce:	b580      	push	{r7, lr}
 800d2d0:	b084      	sub	sp, #16
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	689b      	ldr	r3, [r3, #8]
 800d2de:	2b02      	cmp	r3, #2
 800d2e0:	d001      	beq.n	800d2e6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d2e2:	f7f3 fe1b 	bl	8000f1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d2ec:	7bfa      	ldrb	r2, [r7, #15]
 800d2ee:	4611      	mov	r1, r2
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fb fa51 	bl	8008798 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7fb fa0a 	bl	8008716 <USBD_LL_Reset>
}
 800d302:	bf00      	nop
 800d304:	3710      	adds	r7, #16
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}
	...

0800d30c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b082      	sub	sp, #8
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d31a:	4618      	mov	r0, r3
 800d31c:	f7fb fa4c 	bl	80087b8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	699b      	ldr	r3, [r3, #24]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d005      	beq.n	800d334 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d328:	4b04      	ldr	r3, [pc, #16]	; (800d33c <HAL_PCD_SuspendCallback+0x30>)
 800d32a:	691b      	ldr	r3, [r3, #16]
 800d32c:	4a03      	ldr	r2, [pc, #12]	; (800d33c <HAL_PCD_SuspendCallback+0x30>)
 800d32e:	f043 0306 	orr.w	r3, r3, #6
 800d332:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d334:	bf00      	nop
 800d336:	3708      	adds	r7, #8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	e000ed00 	.word	0xe000ed00

0800d340 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b082      	sub	sp, #8
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	699b      	ldr	r3, [r3, #24]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d007      	beq.n	800d360 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d350:	4b08      	ldr	r3, [pc, #32]	; (800d374 <HAL_PCD_ResumeCallback+0x34>)
 800d352:	691b      	ldr	r3, [r3, #16]
 800d354:	4a07      	ldr	r2, [pc, #28]	; (800d374 <HAL_PCD_ResumeCallback+0x34>)
 800d356:	f023 0306 	bic.w	r3, r3, #6
 800d35a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d35c:	f000 fab2 	bl	800d8c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d366:	4618      	mov	r0, r3
 800d368:	f7fb fa3b 	bl	80087e2 <USBD_LL_Resume>
}
 800d36c:	bf00      	nop
 800d36e:	3708      	adds	r7, #8
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}
 800d374:	e000ed00 	.word	0xe000ed00

0800d378 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b082      	sub	sp, #8
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800d380:	f7f7 f826 	bl	80043d0 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d384:	4a2b      	ldr	r2, [pc, #172]	; (800d434 <USBD_LL_Init+0xbc>)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  pdev->pData = &hpcd_USB_FS;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	4a29      	ldr	r2, [pc, #164]	; (800d434 <USBD_LL_Init+0xbc>)
 800d390:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800d394:	4b27      	ldr	r3, [pc, #156]	; (800d434 <USBD_LL_Init+0xbc>)
 800d396:	4a28      	ldr	r2, [pc, #160]	; (800d438 <USBD_LL_Init+0xc0>)
 800d398:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d39a:	4b26      	ldr	r3, [pc, #152]	; (800d434 <USBD_LL_Init+0xbc>)
 800d39c:	2208      	movs	r2, #8
 800d39e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d3a0:	4b24      	ldr	r3, [pc, #144]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3a2:	2202      	movs	r2, #2
 800d3a4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d3a6:	4b23      	ldr	r3, [pc, #140]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3a8:	2202      	movs	r2, #2
 800d3aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d3ac:	4b21      	ldr	r3, [pc, #132]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d3b2:	4b20      	ldr	r3, [pc, #128]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d3b8:	4b1e      	ldr	r3, [pc, #120]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d3be:	4b1d      	ldr	r3, [pc, #116]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d3c4:	481b      	ldr	r0, [pc, #108]	; (800d434 <USBD_LL_Init+0xbc>)
 800d3c6:	f7f6 f85c 	bl	8003482 <HAL_PCD_Init>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d001      	beq.n	800d3d4 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800d3d0:	f7f3 fda4 	bl	8000f1c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d3da:	2318      	movs	r3, #24
 800d3dc:	2200      	movs	r2, #0
 800d3de:	2100      	movs	r1, #0
 800d3e0:	f7f6 ff2a 	bl	8004238 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d3ea:	2358      	movs	r3, #88	; 0x58
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	2180      	movs	r1, #128	; 0x80
 800d3f0:	f7f6 ff22 	bl	8004238 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d3fa:	23c0      	movs	r3, #192	; 0xc0
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	2181      	movs	r1, #129	; 0x81
 800d400:	f7f6 ff1a 	bl	8004238 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d40a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800d40e:	2200      	movs	r2, #0
 800d410:	2101      	movs	r1, #1
 800d412:	f7f6 ff11 	bl	8004238 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d41c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d420:	2200      	movs	r2, #0
 800d422:	2182      	movs	r1, #130	; 0x82
 800d424:	f7f6 ff08 	bl	8004238 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d428:	2300      	movs	r3, #0
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3708      	adds	r7, #8
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	2000cdd8 	.word	0x2000cdd8
 800d438:	40006800 	.word	0x40006800

0800d43c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b084      	sub	sp, #16
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d444:	2300      	movs	r3, #0
 800d446:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d448:	2300      	movs	r3, #0
 800d44a:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d452:	4618      	mov	r0, r3
 800d454:	f7f6 f8fd 	bl	8003652 <HAL_PCD_Start>
 800d458:	4603      	mov	r3, r0
 800d45a:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d45c:	7bbb      	ldrb	r3, [r7, #14]
 800d45e:	2b03      	cmp	r3, #3
 800d460:	d816      	bhi.n	800d490 <USBD_LL_Start+0x54>
 800d462:	a201      	add	r2, pc, #4	; (adr r2, 800d468 <USBD_LL_Start+0x2c>)
 800d464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d468:	0800d479 	.word	0x0800d479
 800d46c:	0800d47f 	.word	0x0800d47f
 800d470:	0800d485 	.word	0x0800d485
 800d474:	0800d48b 	.word	0x0800d48b
    case HAL_OK :
      usb_status = USBD_OK;
 800d478:	2300      	movs	r3, #0
 800d47a:	73fb      	strb	r3, [r7, #15]
    break;
 800d47c:	e00b      	b.n	800d496 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d47e:	2302      	movs	r3, #2
 800d480:	73fb      	strb	r3, [r7, #15]
    break;
 800d482:	e008      	b.n	800d496 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d484:	2301      	movs	r3, #1
 800d486:	73fb      	strb	r3, [r7, #15]
    break;
 800d488:	e005      	b.n	800d496 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d48a:	2302      	movs	r3, #2
 800d48c:	73fb      	strb	r3, [r7, #15]
    break;
 800d48e:	e002      	b.n	800d496 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d490:	2302      	movs	r3, #2
 800d492:	73fb      	strb	r3, [r7, #15]
    break;
 800d494:	bf00      	nop
  }
  return usb_status;
 800d496:	7bfb      	ldrb	r3, [r7, #15]
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3710      	adds	r7, #16
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}

0800d4a0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b084      	sub	sp, #16
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	4608      	mov	r0, r1
 800d4aa:	4611      	mov	r1, r2
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	70fb      	strb	r3, [r7, #3]
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	70bb      	strb	r3, [r7, #2]
 800d4b6:	4613      	mov	r3, r2
 800d4b8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d4c8:	78bb      	ldrb	r3, [r7, #2]
 800d4ca:	883a      	ldrh	r2, [r7, #0]
 800d4cc:	78f9      	ldrb	r1, [r7, #3]
 800d4ce:	f7f6 fa55 	bl	800397c <HAL_PCD_EP_Open>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d4d6:	7bbb      	ldrb	r3, [r7, #14]
 800d4d8:	2b03      	cmp	r3, #3
 800d4da:	d817      	bhi.n	800d50c <USBD_LL_OpenEP+0x6c>
 800d4dc:	a201      	add	r2, pc, #4	; (adr r2, 800d4e4 <USBD_LL_OpenEP+0x44>)
 800d4de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4e2:	bf00      	nop
 800d4e4:	0800d4f5 	.word	0x0800d4f5
 800d4e8:	0800d4fb 	.word	0x0800d4fb
 800d4ec:	0800d501 	.word	0x0800d501
 800d4f0:	0800d507 	.word	0x0800d507
    case HAL_OK :
      usb_status = USBD_OK;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	73fb      	strb	r3, [r7, #15]
    break;
 800d4f8:	e00b      	b.n	800d512 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d4fa:	2302      	movs	r3, #2
 800d4fc:	73fb      	strb	r3, [r7, #15]
    break;
 800d4fe:	e008      	b.n	800d512 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d500:	2301      	movs	r3, #1
 800d502:	73fb      	strb	r3, [r7, #15]
    break;
 800d504:	e005      	b.n	800d512 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d506:	2302      	movs	r3, #2
 800d508:	73fb      	strb	r3, [r7, #15]
    break;
 800d50a:	e002      	b.n	800d512 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d50c:	2302      	movs	r3, #2
 800d50e:	73fb      	strb	r3, [r7, #15]
    break;
 800d510:	bf00      	nop
  }
  return usb_status;
 800d512:	7bfb      	ldrb	r3, [r7, #15]
}
 800d514:	4618      	mov	r0, r3
 800d516:	3710      	adds	r7, #16
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
 800d524:	460b      	mov	r3, r1
 800d526:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d528:	2300      	movs	r3, #0
 800d52a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d52c:	2300      	movs	r3, #0
 800d52e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d536:	78fa      	ldrb	r2, [r7, #3]
 800d538:	4611      	mov	r1, r2
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7f6 fa7e 	bl	8003a3c <HAL_PCD_EP_Close>
 800d540:	4603      	mov	r3, r0
 800d542:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 800d544:	7bbb      	ldrb	r3, [r7, #14]
 800d546:	2b03      	cmp	r3, #3
 800d548:	d816      	bhi.n	800d578 <USBD_LL_CloseEP+0x5c>
 800d54a:	a201      	add	r2, pc, #4	; (adr r2, 800d550 <USBD_LL_CloseEP+0x34>)
 800d54c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d550:	0800d561 	.word	0x0800d561
 800d554:	0800d567 	.word	0x0800d567
 800d558:	0800d56d 	.word	0x0800d56d
 800d55c:	0800d573 	.word	0x0800d573
    case HAL_OK :
      usb_status = USBD_OK;
 800d560:	2300      	movs	r3, #0
 800d562:	73fb      	strb	r3, [r7, #15]
    break;
 800d564:	e00b      	b.n	800d57e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d566:	2302      	movs	r3, #2
 800d568:	73fb      	strb	r3, [r7, #15]
    break;
 800d56a:	e008      	b.n	800d57e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d56c:	2301      	movs	r3, #1
 800d56e:	73fb      	strb	r3, [r7, #15]
    break;
 800d570:	e005      	b.n	800d57e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d572:	2302      	movs	r3, #2
 800d574:	73fb      	strb	r3, [r7, #15]
    break;
 800d576:	e002      	b.n	800d57e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d578:	2302      	movs	r3, #2
 800d57a:	73fb      	strb	r3, [r7, #15]
    break;
 800d57c:	bf00      	nop
  }
  return usb_status;  
 800d57e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d580:	4618      	mov	r0, r3
 800d582:	3710      	adds	r7, #16
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}

0800d588 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b084      	sub	sp, #16
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
 800d590:	460b      	mov	r3, r1
 800d592:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d594:	2300      	movs	r3, #0
 800d596:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d598:	2300      	movs	r3, #0
 800d59a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5a2:	78fa      	ldrb	r2, [r7, #3]
 800d5a4:	4611      	mov	r1, r2
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7f6 fb12 	bl	8003bd0 <HAL_PCD_EP_SetStall>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d5b0:	7bbb      	ldrb	r3, [r7, #14]
 800d5b2:	2b03      	cmp	r3, #3
 800d5b4:	d816      	bhi.n	800d5e4 <USBD_LL_StallEP+0x5c>
 800d5b6:	a201      	add	r2, pc, #4	; (adr r2, 800d5bc <USBD_LL_StallEP+0x34>)
 800d5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5bc:	0800d5cd 	.word	0x0800d5cd
 800d5c0:	0800d5d3 	.word	0x0800d5d3
 800d5c4:	0800d5d9 	.word	0x0800d5d9
 800d5c8:	0800d5df 	.word	0x0800d5df
    case HAL_OK :
      usb_status = USBD_OK;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	73fb      	strb	r3, [r7, #15]
    break;
 800d5d0:	e00b      	b.n	800d5ea <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d5d2:	2302      	movs	r3, #2
 800d5d4:	73fb      	strb	r3, [r7, #15]
    break;
 800d5d6:	e008      	b.n	800d5ea <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	73fb      	strb	r3, [r7, #15]
    break;
 800d5dc:	e005      	b.n	800d5ea <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d5de:	2302      	movs	r3, #2
 800d5e0:	73fb      	strb	r3, [r7, #15]
    break;
 800d5e2:	e002      	b.n	800d5ea <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d5e4:	2302      	movs	r3, #2
 800d5e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d5e8:	bf00      	nop
  }
  return usb_status;  
 800d5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3710      	adds	r7, #16
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b084      	sub	sp, #16
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d600:	2300      	movs	r3, #0
 800d602:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d604:	2300      	movs	r3, #0
 800d606:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d60e:	78fa      	ldrb	r2, [r7, #3]
 800d610:	4611      	mov	r1, r2
 800d612:	4618      	mov	r0, r3
 800d614:	f7f6 fb36 	bl	8003c84 <HAL_PCD_EP_ClrStall>
 800d618:	4603      	mov	r3, r0
 800d61a:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d61c:	7bbb      	ldrb	r3, [r7, #14]
 800d61e:	2b03      	cmp	r3, #3
 800d620:	d816      	bhi.n	800d650 <USBD_LL_ClearStallEP+0x5c>
 800d622:	a201      	add	r2, pc, #4	; (adr r2, 800d628 <USBD_LL_ClearStallEP+0x34>)
 800d624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d628:	0800d639 	.word	0x0800d639
 800d62c:	0800d63f 	.word	0x0800d63f
 800d630:	0800d645 	.word	0x0800d645
 800d634:	0800d64b 	.word	0x0800d64b
    case HAL_OK :
      usb_status = USBD_OK;
 800d638:	2300      	movs	r3, #0
 800d63a:	73fb      	strb	r3, [r7, #15]
    break;
 800d63c:	e00b      	b.n	800d656 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d63e:	2302      	movs	r3, #2
 800d640:	73fb      	strb	r3, [r7, #15]
    break;
 800d642:	e008      	b.n	800d656 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d644:	2301      	movs	r3, #1
 800d646:	73fb      	strb	r3, [r7, #15]
    break;
 800d648:	e005      	b.n	800d656 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d64a:	2302      	movs	r3, #2
 800d64c:	73fb      	strb	r3, [r7, #15]
    break;
 800d64e:	e002      	b.n	800d656 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d650:	2302      	movs	r3, #2
 800d652:	73fb      	strb	r3, [r7, #15]
    break;
 800d654:	bf00      	nop
  }
  return usb_status; 
 800d656:	7bfb      	ldrb	r3, [r7, #15]
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3710      	adds	r7, #16
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d660:	b480      	push	{r7}
 800d662:	b085      	sub	sp, #20
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	460b      	mov	r3, r1
 800d66a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d672:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800d674:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	da08      	bge.n	800d68e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800d67c:	78fb      	ldrb	r3, [r7, #3]
 800d67e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d682:	68fa      	ldr	r2, [r7, #12]
 800d684:	015b      	lsls	r3, r3, #5
 800d686:	4413      	add	r3, r2
 800d688:	332a      	adds	r3, #42	; 0x2a
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	e008      	b.n	800d6a0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800d68e:	78fb      	ldrb	r3, [r7, #3]
 800d690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d694:	68fa      	ldr	r2, [r7, #12]
 800d696:	015b      	lsls	r3, r3, #5
 800d698:	4413      	add	r3, r2
 800d69a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800d69e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3714      	adds	r7, #20
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr

0800d6ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d6c6:	78fa      	ldrb	r2, [r7, #3]
 800d6c8:	4611      	mov	r1, r2
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7f6 f931 	bl	8003932 <HAL_PCD_SetAddress>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d6d4:	7bbb      	ldrb	r3, [r7, #14]
 800d6d6:	2b03      	cmp	r3, #3
 800d6d8:	d816      	bhi.n	800d708 <USBD_LL_SetUSBAddress+0x5c>
 800d6da:	a201      	add	r2, pc, #4	; (adr r2, 800d6e0 <USBD_LL_SetUSBAddress+0x34>)
 800d6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6e0:	0800d6f1 	.word	0x0800d6f1
 800d6e4:	0800d6f7 	.word	0x0800d6f7
 800d6e8:	0800d6fd 	.word	0x0800d6fd
 800d6ec:	0800d703 	.word	0x0800d703
    case HAL_OK :
      usb_status = USBD_OK;
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d6f4:	e00b      	b.n	800d70e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d6f6:	2302      	movs	r3, #2
 800d6f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d6fa:	e008      	b.n	800d70e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d700:	e005      	b.n	800d70e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d702:	2302      	movs	r3, #2
 800d704:	73fb      	strb	r3, [r7, #15]
    break;
 800d706:	e002      	b.n	800d70e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d708:	2302      	movs	r3, #2
 800d70a:	73fb      	strb	r3, [r7, #15]
    break;
 800d70c:	bf00      	nop
  }
  return usb_status;  
 800d70e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d710:	4618      	mov	r0, r3
 800d712:	3710      	adds	r7, #16
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b086      	sub	sp, #24
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	60f8      	str	r0, [r7, #12]
 800d720:	607a      	str	r2, [r7, #4]
 800d722:	461a      	mov	r2, r3
 800d724:	460b      	mov	r3, r1
 800d726:	72fb      	strb	r3, [r7, #11]
 800d728:	4613      	mov	r3, r2
 800d72a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d72c:	2300      	movs	r3, #0
 800d72e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d730:	2300      	movs	r3, #0
 800d732:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d73a:	893b      	ldrh	r3, [r7, #8]
 800d73c:	7af9      	ldrb	r1, [r7, #11]
 800d73e:	687a      	ldr	r2, [r7, #4]
 800d740:	f7f6 fa0d 	bl	8003b5e <HAL_PCD_EP_Transmit>
 800d744:	4603      	mov	r3, r0
 800d746:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d748:	7dbb      	ldrb	r3, [r7, #22]
 800d74a:	2b03      	cmp	r3, #3
 800d74c:	d816      	bhi.n	800d77c <USBD_LL_Transmit+0x64>
 800d74e:	a201      	add	r2, pc, #4	; (adr r2, 800d754 <USBD_LL_Transmit+0x3c>)
 800d750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d754:	0800d765 	.word	0x0800d765
 800d758:	0800d76b 	.word	0x0800d76b
 800d75c:	0800d771 	.word	0x0800d771
 800d760:	0800d777 	.word	0x0800d777
    case HAL_OK :
      usb_status = USBD_OK;
 800d764:	2300      	movs	r3, #0
 800d766:	75fb      	strb	r3, [r7, #23]
    break;
 800d768:	e00b      	b.n	800d782 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d76a:	2302      	movs	r3, #2
 800d76c:	75fb      	strb	r3, [r7, #23]
    break;
 800d76e:	e008      	b.n	800d782 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d770:	2301      	movs	r3, #1
 800d772:	75fb      	strb	r3, [r7, #23]
    break;
 800d774:	e005      	b.n	800d782 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d776:	2302      	movs	r3, #2
 800d778:	75fb      	strb	r3, [r7, #23]
    break;
 800d77a:	e002      	b.n	800d782 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d77c:	2302      	movs	r3, #2
 800d77e:	75fb      	strb	r3, [r7, #23]
    break;
 800d780:	bf00      	nop
  }
  return usb_status;    
 800d782:	7dfb      	ldrb	r3, [r7, #23]
}
 800d784:	4618      	mov	r0, r3
 800d786:	3718      	adds	r7, #24
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b086      	sub	sp, #24
 800d790:	af00      	add	r7, sp, #0
 800d792:	60f8      	str	r0, [r7, #12]
 800d794:	607a      	str	r2, [r7, #4]
 800d796:	461a      	mov	r2, r3
 800d798:	460b      	mov	r3, r1
 800d79a:	72fb      	strb	r3, [r7, #11]
 800d79c:	4613      	mov	r3, r2
 800d79e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d7ae:	893b      	ldrh	r3, [r7, #8]
 800d7b0:	7af9      	ldrb	r1, [r7, #11]
 800d7b2:	687a      	ldr	r2, [r7, #4]
 800d7b4:	f7f6 f984 	bl	8003ac0 <HAL_PCD_EP_Receive>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d7bc:	7dbb      	ldrb	r3, [r7, #22]
 800d7be:	2b03      	cmp	r3, #3
 800d7c0:	d816      	bhi.n	800d7f0 <USBD_LL_PrepareReceive+0x64>
 800d7c2:	a201      	add	r2, pc, #4	; (adr r2, 800d7c8 <USBD_LL_PrepareReceive+0x3c>)
 800d7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7c8:	0800d7d9 	.word	0x0800d7d9
 800d7cc:	0800d7df 	.word	0x0800d7df
 800d7d0:	0800d7e5 	.word	0x0800d7e5
 800d7d4:	0800d7eb 	.word	0x0800d7eb
    case HAL_OK :
      usb_status = USBD_OK;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	75fb      	strb	r3, [r7, #23]
    break;
 800d7dc:	e00b      	b.n	800d7f6 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7de:	2302      	movs	r3, #2
 800d7e0:	75fb      	strb	r3, [r7, #23]
    break;
 800d7e2:	e008      	b.n	800d7f6 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	75fb      	strb	r3, [r7, #23]
    break;
 800d7e8:	e005      	b.n	800d7f6 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7ea:	2302      	movs	r3, #2
 800d7ec:	75fb      	strb	r3, [r7, #23]
    break;
 800d7ee:	e002      	b.n	800d7f6 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d7f0:	2302      	movs	r3, #2
 800d7f2:	75fb      	strb	r3, [r7, #23]
    break;
 800d7f4:	bf00      	nop
  }
  return usb_status; 
 800d7f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3718      	adds	r7, #24
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}

0800d800 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	460b      	mov	r3, r1
 800d80a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d812:	78fa      	ldrb	r2, [r7, #3]
 800d814:	4611      	mov	r1, r2
 800d816:	4618      	mov	r0, r3
 800d818:	f7f6 f98c 	bl	8003b34 <HAL_PCD_EP_GetRxCount>
 800d81c:	4603      	mov	r3, r0
}
 800d81e:	4618      	mov	r0, r3
 800d820:	3708      	adds	r7, #8
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
	...

0800d828 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b082      	sub	sp, #8
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	460b      	mov	r3, r1
 800d832:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d834:	78fb      	ldrb	r3, [r7, #3]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d002      	beq.n	800d840 <HAL_PCDEx_LPM_Callback+0x18>
 800d83a:	2b01      	cmp	r3, #1
 800d83c:	d013      	beq.n	800d866 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 800d83e:	e023      	b.n	800d888 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	699b      	ldr	r3, [r3, #24]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d007      	beq.n	800d858 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d848:	f000 f83c 	bl	800d8c4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d84c:	4b10      	ldr	r3, [pc, #64]	; (800d890 <HAL_PCDEx_LPM_Callback+0x68>)
 800d84e:	691b      	ldr	r3, [r3, #16]
 800d850:	4a0f      	ldr	r2, [pc, #60]	; (800d890 <HAL_PCDEx_LPM_Callback+0x68>)
 800d852:	f023 0306 	bic.w	r3, r3, #6
 800d856:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d85e:	4618      	mov	r0, r3
 800d860:	f7fa ffbf 	bl	80087e2 <USBD_LL_Resume>
    break;
 800d864:	e010      	b.n	800d888 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7fa ffa3 	bl	80087b8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	699b      	ldr	r3, [r3, #24]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d005      	beq.n	800d886 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d87a:	4b05      	ldr	r3, [pc, #20]	; (800d890 <HAL_PCDEx_LPM_Callback+0x68>)
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	4a04      	ldr	r2, [pc, #16]	; (800d890 <HAL_PCDEx_LPM_Callback+0x68>)
 800d880:	f043 0306 	orr.w	r3, r3, #6
 800d884:	6113      	str	r3, [r2, #16]
    break;   
 800d886:	bf00      	nop
}
 800d888:	bf00      	nop
 800d88a:	3708      	adds	r7, #8
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}
 800d890:	e000ed00 	.word	0xe000ed00

0800d894 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d894:	b480      	push	{r7}
 800d896:	b083      	sub	sp, #12
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d89c:	4b03      	ldr	r3, [pc, #12]	; (800d8ac <USBD_static_malloc+0x18>)
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	20001ad8 	.word	0x20001ad8

0800d8b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d8b0:	b480      	push	{r7}
 800d8b2:	b083      	sub	sp, #12
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]

}
 800d8b8:	bf00      	nop
 800d8ba:	370c      	adds	r7, #12
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c2:	4770      	bx	lr

0800d8c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d8c8:	f7f3 f96a 	bl	8000ba0 <SystemClock_Config>
}
 800d8cc:	bf00      	nop
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <__errno>:
 800d8d0:	4b01      	ldr	r3, [pc, #4]	; (800d8d8 <__errno+0x8>)
 800d8d2:	6818      	ldr	r0, [r3, #0]
 800d8d4:	4770      	bx	lr
 800d8d6:	bf00      	nop
 800d8d8:	20000190 	.word	0x20000190

0800d8dc <__libc_init_array>:
 800d8dc:	b570      	push	{r4, r5, r6, lr}
 800d8de:	4e0d      	ldr	r6, [pc, #52]	; (800d914 <__libc_init_array+0x38>)
 800d8e0:	4c0d      	ldr	r4, [pc, #52]	; (800d918 <__libc_init_array+0x3c>)
 800d8e2:	1ba4      	subs	r4, r4, r6
 800d8e4:	10a4      	asrs	r4, r4, #2
 800d8e6:	2500      	movs	r5, #0
 800d8e8:	42a5      	cmp	r5, r4
 800d8ea:	d109      	bne.n	800d900 <__libc_init_array+0x24>
 800d8ec:	4e0b      	ldr	r6, [pc, #44]	; (800d91c <__libc_init_array+0x40>)
 800d8ee:	4c0c      	ldr	r4, [pc, #48]	; (800d920 <__libc_init_array+0x44>)
 800d8f0:	f000 fc42 	bl	800e178 <_init>
 800d8f4:	1ba4      	subs	r4, r4, r6
 800d8f6:	10a4      	asrs	r4, r4, #2
 800d8f8:	2500      	movs	r5, #0
 800d8fa:	42a5      	cmp	r5, r4
 800d8fc:	d105      	bne.n	800d90a <__libc_init_array+0x2e>
 800d8fe:	bd70      	pop	{r4, r5, r6, pc}
 800d900:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d904:	4798      	blx	r3
 800d906:	3501      	adds	r5, #1
 800d908:	e7ee      	b.n	800d8e8 <__libc_init_array+0xc>
 800d90a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d90e:	4798      	blx	r3
 800d910:	3501      	adds	r5, #1
 800d912:	e7f2      	b.n	800d8fa <__libc_init_array+0x1e>
 800d914:	0800e454 	.word	0x0800e454
 800d918:	0800e454 	.word	0x0800e454
 800d91c:	0800e454 	.word	0x0800e454
 800d920:	0800e458 	.word	0x0800e458

0800d924 <memcpy>:
 800d924:	b510      	push	{r4, lr}
 800d926:	1e43      	subs	r3, r0, #1
 800d928:	440a      	add	r2, r1
 800d92a:	4291      	cmp	r1, r2
 800d92c:	d100      	bne.n	800d930 <memcpy+0xc>
 800d92e:	bd10      	pop	{r4, pc}
 800d930:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d934:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d938:	e7f7      	b.n	800d92a <memcpy+0x6>

0800d93a <memset>:
 800d93a:	4402      	add	r2, r0
 800d93c:	4603      	mov	r3, r0
 800d93e:	4293      	cmp	r3, r2
 800d940:	d100      	bne.n	800d944 <memset+0xa>
 800d942:	4770      	bx	lr
 800d944:	f803 1b01 	strb.w	r1, [r3], #1
 800d948:	e7f9      	b.n	800d93e <memset+0x4>

0800d94a <_vsniprintf_r>:
 800d94a:	b530      	push	{r4, r5, lr}
 800d94c:	1e14      	subs	r4, r2, #0
 800d94e:	4605      	mov	r5, r0
 800d950:	b09b      	sub	sp, #108	; 0x6c
 800d952:	4618      	mov	r0, r3
 800d954:	da05      	bge.n	800d962 <_vsniprintf_r+0x18>
 800d956:	238b      	movs	r3, #139	; 0x8b
 800d958:	602b      	str	r3, [r5, #0]
 800d95a:	f04f 30ff 	mov.w	r0, #4294967295
 800d95e:	b01b      	add	sp, #108	; 0x6c
 800d960:	bd30      	pop	{r4, r5, pc}
 800d962:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d966:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d96a:	bf14      	ite	ne
 800d96c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d970:	4623      	moveq	r3, r4
 800d972:	9302      	str	r3, [sp, #8]
 800d974:	9305      	str	r3, [sp, #20]
 800d976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d97a:	9100      	str	r1, [sp, #0]
 800d97c:	9104      	str	r1, [sp, #16]
 800d97e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d982:	4602      	mov	r2, r0
 800d984:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d986:	4669      	mov	r1, sp
 800d988:	4628      	mov	r0, r5
 800d98a:	f000 f873 	bl	800da74 <_svfiprintf_r>
 800d98e:	1c43      	adds	r3, r0, #1
 800d990:	bfbc      	itt	lt
 800d992:	238b      	movlt	r3, #139	; 0x8b
 800d994:	602b      	strlt	r3, [r5, #0]
 800d996:	2c00      	cmp	r4, #0
 800d998:	d0e1      	beq.n	800d95e <_vsniprintf_r+0x14>
 800d99a:	9b00      	ldr	r3, [sp, #0]
 800d99c:	2200      	movs	r2, #0
 800d99e:	701a      	strb	r2, [r3, #0]
 800d9a0:	e7dd      	b.n	800d95e <_vsniprintf_r+0x14>
	...

0800d9a4 <vsniprintf>:
 800d9a4:	b507      	push	{r0, r1, r2, lr}
 800d9a6:	9300      	str	r3, [sp, #0]
 800d9a8:	4613      	mov	r3, r2
 800d9aa:	460a      	mov	r2, r1
 800d9ac:	4601      	mov	r1, r0
 800d9ae:	4803      	ldr	r0, [pc, #12]	; (800d9bc <vsniprintf+0x18>)
 800d9b0:	6800      	ldr	r0, [r0, #0]
 800d9b2:	f7ff ffca 	bl	800d94a <_vsniprintf_r>
 800d9b6:	b003      	add	sp, #12
 800d9b8:	f85d fb04 	ldr.w	pc, [sp], #4
 800d9bc:	20000190 	.word	0x20000190

0800d9c0 <__ssputs_r>:
 800d9c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9c4:	688e      	ldr	r6, [r1, #8]
 800d9c6:	429e      	cmp	r6, r3
 800d9c8:	4682      	mov	sl, r0
 800d9ca:	460c      	mov	r4, r1
 800d9cc:	4690      	mov	r8, r2
 800d9ce:	4699      	mov	r9, r3
 800d9d0:	d837      	bhi.n	800da42 <__ssputs_r+0x82>
 800d9d2:	898a      	ldrh	r2, [r1, #12]
 800d9d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d9d8:	d031      	beq.n	800da3e <__ssputs_r+0x7e>
 800d9da:	6825      	ldr	r5, [r4, #0]
 800d9dc:	6909      	ldr	r1, [r1, #16]
 800d9de:	1a6f      	subs	r7, r5, r1
 800d9e0:	6965      	ldr	r5, [r4, #20]
 800d9e2:	2302      	movs	r3, #2
 800d9e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9e8:	fb95 f5f3 	sdiv	r5, r5, r3
 800d9ec:	f109 0301 	add.w	r3, r9, #1
 800d9f0:	443b      	add	r3, r7
 800d9f2:	429d      	cmp	r5, r3
 800d9f4:	bf38      	it	cc
 800d9f6:	461d      	movcc	r5, r3
 800d9f8:	0553      	lsls	r3, r2, #21
 800d9fa:	d530      	bpl.n	800da5e <__ssputs_r+0x9e>
 800d9fc:	4629      	mov	r1, r5
 800d9fe:	f000 fb21 	bl	800e044 <_malloc_r>
 800da02:	4606      	mov	r6, r0
 800da04:	b950      	cbnz	r0, 800da1c <__ssputs_r+0x5c>
 800da06:	230c      	movs	r3, #12
 800da08:	f8ca 3000 	str.w	r3, [sl]
 800da0c:	89a3      	ldrh	r3, [r4, #12]
 800da0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da12:	81a3      	strh	r3, [r4, #12]
 800da14:	f04f 30ff 	mov.w	r0, #4294967295
 800da18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da1c:	463a      	mov	r2, r7
 800da1e:	6921      	ldr	r1, [r4, #16]
 800da20:	f7ff ff80 	bl	800d924 <memcpy>
 800da24:	89a3      	ldrh	r3, [r4, #12]
 800da26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800da2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da2e:	81a3      	strh	r3, [r4, #12]
 800da30:	6126      	str	r6, [r4, #16]
 800da32:	6165      	str	r5, [r4, #20]
 800da34:	443e      	add	r6, r7
 800da36:	1bed      	subs	r5, r5, r7
 800da38:	6026      	str	r6, [r4, #0]
 800da3a:	60a5      	str	r5, [r4, #8]
 800da3c:	464e      	mov	r6, r9
 800da3e:	454e      	cmp	r6, r9
 800da40:	d900      	bls.n	800da44 <__ssputs_r+0x84>
 800da42:	464e      	mov	r6, r9
 800da44:	4632      	mov	r2, r6
 800da46:	4641      	mov	r1, r8
 800da48:	6820      	ldr	r0, [r4, #0]
 800da4a:	f000 fa93 	bl	800df74 <memmove>
 800da4e:	68a3      	ldr	r3, [r4, #8]
 800da50:	1b9b      	subs	r3, r3, r6
 800da52:	60a3      	str	r3, [r4, #8]
 800da54:	6823      	ldr	r3, [r4, #0]
 800da56:	441e      	add	r6, r3
 800da58:	6026      	str	r6, [r4, #0]
 800da5a:	2000      	movs	r0, #0
 800da5c:	e7dc      	b.n	800da18 <__ssputs_r+0x58>
 800da5e:	462a      	mov	r2, r5
 800da60:	f000 fb4a 	bl	800e0f8 <_realloc_r>
 800da64:	4606      	mov	r6, r0
 800da66:	2800      	cmp	r0, #0
 800da68:	d1e2      	bne.n	800da30 <__ssputs_r+0x70>
 800da6a:	6921      	ldr	r1, [r4, #16]
 800da6c:	4650      	mov	r0, sl
 800da6e:	f000 fa9b 	bl	800dfa8 <_free_r>
 800da72:	e7c8      	b.n	800da06 <__ssputs_r+0x46>

0800da74 <_svfiprintf_r>:
 800da74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da78:	461d      	mov	r5, r3
 800da7a:	898b      	ldrh	r3, [r1, #12]
 800da7c:	061f      	lsls	r7, r3, #24
 800da7e:	b09d      	sub	sp, #116	; 0x74
 800da80:	4680      	mov	r8, r0
 800da82:	460c      	mov	r4, r1
 800da84:	4616      	mov	r6, r2
 800da86:	d50f      	bpl.n	800daa8 <_svfiprintf_r+0x34>
 800da88:	690b      	ldr	r3, [r1, #16]
 800da8a:	b96b      	cbnz	r3, 800daa8 <_svfiprintf_r+0x34>
 800da8c:	2140      	movs	r1, #64	; 0x40
 800da8e:	f000 fad9 	bl	800e044 <_malloc_r>
 800da92:	6020      	str	r0, [r4, #0]
 800da94:	6120      	str	r0, [r4, #16]
 800da96:	b928      	cbnz	r0, 800daa4 <_svfiprintf_r+0x30>
 800da98:	230c      	movs	r3, #12
 800da9a:	f8c8 3000 	str.w	r3, [r8]
 800da9e:	f04f 30ff 	mov.w	r0, #4294967295
 800daa2:	e0c8      	b.n	800dc36 <_svfiprintf_r+0x1c2>
 800daa4:	2340      	movs	r3, #64	; 0x40
 800daa6:	6163      	str	r3, [r4, #20]
 800daa8:	2300      	movs	r3, #0
 800daaa:	9309      	str	r3, [sp, #36]	; 0x24
 800daac:	2320      	movs	r3, #32
 800daae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dab2:	2330      	movs	r3, #48	; 0x30
 800dab4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dab8:	9503      	str	r5, [sp, #12]
 800daba:	f04f 0b01 	mov.w	fp, #1
 800dabe:	4637      	mov	r7, r6
 800dac0:	463d      	mov	r5, r7
 800dac2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dac6:	b10b      	cbz	r3, 800dacc <_svfiprintf_r+0x58>
 800dac8:	2b25      	cmp	r3, #37	; 0x25
 800daca:	d13e      	bne.n	800db4a <_svfiprintf_r+0xd6>
 800dacc:	ebb7 0a06 	subs.w	sl, r7, r6
 800dad0:	d00b      	beq.n	800daea <_svfiprintf_r+0x76>
 800dad2:	4653      	mov	r3, sl
 800dad4:	4632      	mov	r2, r6
 800dad6:	4621      	mov	r1, r4
 800dad8:	4640      	mov	r0, r8
 800dada:	f7ff ff71 	bl	800d9c0 <__ssputs_r>
 800dade:	3001      	adds	r0, #1
 800dae0:	f000 80a4 	beq.w	800dc2c <_svfiprintf_r+0x1b8>
 800dae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dae6:	4453      	add	r3, sl
 800dae8:	9309      	str	r3, [sp, #36]	; 0x24
 800daea:	783b      	ldrb	r3, [r7, #0]
 800daec:	2b00      	cmp	r3, #0
 800daee:	f000 809d 	beq.w	800dc2c <_svfiprintf_r+0x1b8>
 800daf2:	2300      	movs	r3, #0
 800daf4:	f04f 32ff 	mov.w	r2, #4294967295
 800daf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dafc:	9304      	str	r3, [sp, #16]
 800dafe:	9307      	str	r3, [sp, #28]
 800db00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db04:	931a      	str	r3, [sp, #104]	; 0x68
 800db06:	462f      	mov	r7, r5
 800db08:	2205      	movs	r2, #5
 800db0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800db0e:	4850      	ldr	r0, [pc, #320]	; (800dc50 <_svfiprintf_r+0x1dc>)
 800db10:	f7f2 fb66 	bl	80001e0 <memchr>
 800db14:	9b04      	ldr	r3, [sp, #16]
 800db16:	b9d0      	cbnz	r0, 800db4e <_svfiprintf_r+0xda>
 800db18:	06d9      	lsls	r1, r3, #27
 800db1a:	bf44      	itt	mi
 800db1c:	2220      	movmi	r2, #32
 800db1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800db22:	071a      	lsls	r2, r3, #28
 800db24:	bf44      	itt	mi
 800db26:	222b      	movmi	r2, #43	; 0x2b
 800db28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800db2c:	782a      	ldrb	r2, [r5, #0]
 800db2e:	2a2a      	cmp	r2, #42	; 0x2a
 800db30:	d015      	beq.n	800db5e <_svfiprintf_r+0xea>
 800db32:	9a07      	ldr	r2, [sp, #28]
 800db34:	462f      	mov	r7, r5
 800db36:	2000      	movs	r0, #0
 800db38:	250a      	movs	r5, #10
 800db3a:	4639      	mov	r1, r7
 800db3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db40:	3b30      	subs	r3, #48	; 0x30
 800db42:	2b09      	cmp	r3, #9
 800db44:	d94d      	bls.n	800dbe2 <_svfiprintf_r+0x16e>
 800db46:	b1b8      	cbz	r0, 800db78 <_svfiprintf_r+0x104>
 800db48:	e00f      	b.n	800db6a <_svfiprintf_r+0xf6>
 800db4a:	462f      	mov	r7, r5
 800db4c:	e7b8      	b.n	800dac0 <_svfiprintf_r+0x4c>
 800db4e:	4a40      	ldr	r2, [pc, #256]	; (800dc50 <_svfiprintf_r+0x1dc>)
 800db50:	1a80      	subs	r0, r0, r2
 800db52:	fa0b f000 	lsl.w	r0, fp, r0
 800db56:	4318      	orrs	r0, r3
 800db58:	9004      	str	r0, [sp, #16]
 800db5a:	463d      	mov	r5, r7
 800db5c:	e7d3      	b.n	800db06 <_svfiprintf_r+0x92>
 800db5e:	9a03      	ldr	r2, [sp, #12]
 800db60:	1d11      	adds	r1, r2, #4
 800db62:	6812      	ldr	r2, [r2, #0]
 800db64:	9103      	str	r1, [sp, #12]
 800db66:	2a00      	cmp	r2, #0
 800db68:	db01      	blt.n	800db6e <_svfiprintf_r+0xfa>
 800db6a:	9207      	str	r2, [sp, #28]
 800db6c:	e004      	b.n	800db78 <_svfiprintf_r+0x104>
 800db6e:	4252      	negs	r2, r2
 800db70:	f043 0302 	orr.w	r3, r3, #2
 800db74:	9207      	str	r2, [sp, #28]
 800db76:	9304      	str	r3, [sp, #16]
 800db78:	783b      	ldrb	r3, [r7, #0]
 800db7a:	2b2e      	cmp	r3, #46	; 0x2e
 800db7c:	d10c      	bne.n	800db98 <_svfiprintf_r+0x124>
 800db7e:	787b      	ldrb	r3, [r7, #1]
 800db80:	2b2a      	cmp	r3, #42	; 0x2a
 800db82:	d133      	bne.n	800dbec <_svfiprintf_r+0x178>
 800db84:	9b03      	ldr	r3, [sp, #12]
 800db86:	1d1a      	adds	r2, r3, #4
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	9203      	str	r2, [sp, #12]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	bfb8      	it	lt
 800db90:	f04f 33ff 	movlt.w	r3, #4294967295
 800db94:	3702      	adds	r7, #2
 800db96:	9305      	str	r3, [sp, #20]
 800db98:	4d2e      	ldr	r5, [pc, #184]	; (800dc54 <_svfiprintf_r+0x1e0>)
 800db9a:	7839      	ldrb	r1, [r7, #0]
 800db9c:	2203      	movs	r2, #3
 800db9e:	4628      	mov	r0, r5
 800dba0:	f7f2 fb1e 	bl	80001e0 <memchr>
 800dba4:	b138      	cbz	r0, 800dbb6 <_svfiprintf_r+0x142>
 800dba6:	2340      	movs	r3, #64	; 0x40
 800dba8:	1b40      	subs	r0, r0, r5
 800dbaa:	fa03 f000 	lsl.w	r0, r3, r0
 800dbae:	9b04      	ldr	r3, [sp, #16]
 800dbb0:	4303      	orrs	r3, r0
 800dbb2:	3701      	adds	r7, #1
 800dbb4:	9304      	str	r3, [sp, #16]
 800dbb6:	7839      	ldrb	r1, [r7, #0]
 800dbb8:	4827      	ldr	r0, [pc, #156]	; (800dc58 <_svfiprintf_r+0x1e4>)
 800dbba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbbe:	2206      	movs	r2, #6
 800dbc0:	1c7e      	adds	r6, r7, #1
 800dbc2:	f7f2 fb0d 	bl	80001e0 <memchr>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	d038      	beq.n	800dc3c <_svfiprintf_r+0x1c8>
 800dbca:	4b24      	ldr	r3, [pc, #144]	; (800dc5c <_svfiprintf_r+0x1e8>)
 800dbcc:	bb13      	cbnz	r3, 800dc14 <_svfiprintf_r+0x1a0>
 800dbce:	9b03      	ldr	r3, [sp, #12]
 800dbd0:	3307      	adds	r3, #7
 800dbd2:	f023 0307 	bic.w	r3, r3, #7
 800dbd6:	3308      	adds	r3, #8
 800dbd8:	9303      	str	r3, [sp, #12]
 800dbda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbdc:	444b      	add	r3, r9
 800dbde:	9309      	str	r3, [sp, #36]	; 0x24
 800dbe0:	e76d      	b.n	800dabe <_svfiprintf_r+0x4a>
 800dbe2:	fb05 3202 	mla	r2, r5, r2, r3
 800dbe6:	2001      	movs	r0, #1
 800dbe8:	460f      	mov	r7, r1
 800dbea:	e7a6      	b.n	800db3a <_svfiprintf_r+0xc6>
 800dbec:	2300      	movs	r3, #0
 800dbee:	3701      	adds	r7, #1
 800dbf0:	9305      	str	r3, [sp, #20]
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	250a      	movs	r5, #10
 800dbf6:	4638      	mov	r0, r7
 800dbf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbfc:	3a30      	subs	r2, #48	; 0x30
 800dbfe:	2a09      	cmp	r2, #9
 800dc00:	d903      	bls.n	800dc0a <_svfiprintf_r+0x196>
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d0c8      	beq.n	800db98 <_svfiprintf_r+0x124>
 800dc06:	9105      	str	r1, [sp, #20]
 800dc08:	e7c6      	b.n	800db98 <_svfiprintf_r+0x124>
 800dc0a:	fb05 2101 	mla	r1, r5, r1, r2
 800dc0e:	2301      	movs	r3, #1
 800dc10:	4607      	mov	r7, r0
 800dc12:	e7f0      	b.n	800dbf6 <_svfiprintf_r+0x182>
 800dc14:	ab03      	add	r3, sp, #12
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	4622      	mov	r2, r4
 800dc1a:	4b11      	ldr	r3, [pc, #68]	; (800dc60 <_svfiprintf_r+0x1ec>)
 800dc1c:	a904      	add	r1, sp, #16
 800dc1e:	4640      	mov	r0, r8
 800dc20:	f3af 8000 	nop.w
 800dc24:	f1b0 3fff 	cmp.w	r0, #4294967295
 800dc28:	4681      	mov	r9, r0
 800dc2a:	d1d6      	bne.n	800dbda <_svfiprintf_r+0x166>
 800dc2c:	89a3      	ldrh	r3, [r4, #12]
 800dc2e:	065b      	lsls	r3, r3, #25
 800dc30:	f53f af35 	bmi.w	800da9e <_svfiprintf_r+0x2a>
 800dc34:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc36:	b01d      	add	sp, #116	; 0x74
 800dc38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc3c:	ab03      	add	r3, sp, #12
 800dc3e:	9300      	str	r3, [sp, #0]
 800dc40:	4622      	mov	r2, r4
 800dc42:	4b07      	ldr	r3, [pc, #28]	; (800dc60 <_svfiprintf_r+0x1ec>)
 800dc44:	a904      	add	r1, sp, #16
 800dc46:	4640      	mov	r0, r8
 800dc48:	f000 f882 	bl	800dd50 <_printf_i>
 800dc4c:	e7ea      	b.n	800dc24 <_svfiprintf_r+0x1b0>
 800dc4e:	bf00      	nop
 800dc50:	0800e420 	.word	0x0800e420
 800dc54:	0800e426 	.word	0x0800e426
 800dc58:	0800e42a 	.word	0x0800e42a
 800dc5c:	00000000 	.word	0x00000000
 800dc60:	0800d9c1 	.word	0x0800d9c1

0800dc64 <_printf_common>:
 800dc64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc68:	4691      	mov	r9, r2
 800dc6a:	461f      	mov	r7, r3
 800dc6c:	688a      	ldr	r2, [r1, #8]
 800dc6e:	690b      	ldr	r3, [r1, #16]
 800dc70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dc74:	4293      	cmp	r3, r2
 800dc76:	bfb8      	it	lt
 800dc78:	4613      	movlt	r3, r2
 800dc7a:	f8c9 3000 	str.w	r3, [r9]
 800dc7e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dc82:	4606      	mov	r6, r0
 800dc84:	460c      	mov	r4, r1
 800dc86:	b112      	cbz	r2, 800dc8e <_printf_common+0x2a>
 800dc88:	3301      	adds	r3, #1
 800dc8a:	f8c9 3000 	str.w	r3, [r9]
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	0699      	lsls	r1, r3, #26
 800dc92:	bf42      	ittt	mi
 800dc94:	f8d9 3000 	ldrmi.w	r3, [r9]
 800dc98:	3302      	addmi	r3, #2
 800dc9a:	f8c9 3000 	strmi.w	r3, [r9]
 800dc9e:	6825      	ldr	r5, [r4, #0]
 800dca0:	f015 0506 	ands.w	r5, r5, #6
 800dca4:	d107      	bne.n	800dcb6 <_printf_common+0x52>
 800dca6:	f104 0a19 	add.w	sl, r4, #25
 800dcaa:	68e3      	ldr	r3, [r4, #12]
 800dcac:	f8d9 2000 	ldr.w	r2, [r9]
 800dcb0:	1a9b      	subs	r3, r3, r2
 800dcb2:	42ab      	cmp	r3, r5
 800dcb4:	dc28      	bgt.n	800dd08 <_printf_common+0xa4>
 800dcb6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dcba:	6822      	ldr	r2, [r4, #0]
 800dcbc:	3300      	adds	r3, #0
 800dcbe:	bf18      	it	ne
 800dcc0:	2301      	movne	r3, #1
 800dcc2:	0692      	lsls	r2, r2, #26
 800dcc4:	d42d      	bmi.n	800dd22 <_printf_common+0xbe>
 800dcc6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dcca:	4639      	mov	r1, r7
 800dccc:	4630      	mov	r0, r6
 800dcce:	47c0      	blx	r8
 800dcd0:	3001      	adds	r0, #1
 800dcd2:	d020      	beq.n	800dd16 <_printf_common+0xb2>
 800dcd4:	6823      	ldr	r3, [r4, #0]
 800dcd6:	68e5      	ldr	r5, [r4, #12]
 800dcd8:	f8d9 2000 	ldr.w	r2, [r9]
 800dcdc:	f003 0306 	and.w	r3, r3, #6
 800dce0:	2b04      	cmp	r3, #4
 800dce2:	bf08      	it	eq
 800dce4:	1aad      	subeq	r5, r5, r2
 800dce6:	68a3      	ldr	r3, [r4, #8]
 800dce8:	6922      	ldr	r2, [r4, #16]
 800dcea:	bf0c      	ite	eq
 800dcec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dcf0:	2500      	movne	r5, #0
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	bfc4      	itt	gt
 800dcf6:	1a9b      	subgt	r3, r3, r2
 800dcf8:	18ed      	addgt	r5, r5, r3
 800dcfa:	f04f 0900 	mov.w	r9, #0
 800dcfe:	341a      	adds	r4, #26
 800dd00:	454d      	cmp	r5, r9
 800dd02:	d11a      	bne.n	800dd3a <_printf_common+0xd6>
 800dd04:	2000      	movs	r0, #0
 800dd06:	e008      	b.n	800dd1a <_printf_common+0xb6>
 800dd08:	2301      	movs	r3, #1
 800dd0a:	4652      	mov	r2, sl
 800dd0c:	4639      	mov	r1, r7
 800dd0e:	4630      	mov	r0, r6
 800dd10:	47c0      	blx	r8
 800dd12:	3001      	adds	r0, #1
 800dd14:	d103      	bne.n	800dd1e <_printf_common+0xba>
 800dd16:	f04f 30ff 	mov.w	r0, #4294967295
 800dd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1e:	3501      	adds	r5, #1
 800dd20:	e7c3      	b.n	800dcaa <_printf_common+0x46>
 800dd22:	18e1      	adds	r1, r4, r3
 800dd24:	1c5a      	adds	r2, r3, #1
 800dd26:	2030      	movs	r0, #48	; 0x30
 800dd28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dd2c:	4422      	add	r2, r4
 800dd2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dd32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dd36:	3302      	adds	r3, #2
 800dd38:	e7c5      	b.n	800dcc6 <_printf_common+0x62>
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	4622      	mov	r2, r4
 800dd3e:	4639      	mov	r1, r7
 800dd40:	4630      	mov	r0, r6
 800dd42:	47c0      	blx	r8
 800dd44:	3001      	adds	r0, #1
 800dd46:	d0e6      	beq.n	800dd16 <_printf_common+0xb2>
 800dd48:	f109 0901 	add.w	r9, r9, #1
 800dd4c:	e7d8      	b.n	800dd00 <_printf_common+0x9c>
	...

0800dd50 <_printf_i>:
 800dd50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd54:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800dd58:	460c      	mov	r4, r1
 800dd5a:	7e09      	ldrb	r1, [r1, #24]
 800dd5c:	b085      	sub	sp, #20
 800dd5e:	296e      	cmp	r1, #110	; 0x6e
 800dd60:	4617      	mov	r7, r2
 800dd62:	4606      	mov	r6, r0
 800dd64:	4698      	mov	r8, r3
 800dd66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dd68:	f000 80b3 	beq.w	800ded2 <_printf_i+0x182>
 800dd6c:	d822      	bhi.n	800ddb4 <_printf_i+0x64>
 800dd6e:	2963      	cmp	r1, #99	; 0x63
 800dd70:	d036      	beq.n	800dde0 <_printf_i+0x90>
 800dd72:	d80a      	bhi.n	800dd8a <_printf_i+0x3a>
 800dd74:	2900      	cmp	r1, #0
 800dd76:	f000 80b9 	beq.w	800deec <_printf_i+0x19c>
 800dd7a:	2958      	cmp	r1, #88	; 0x58
 800dd7c:	f000 8083 	beq.w	800de86 <_printf_i+0x136>
 800dd80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dd84:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800dd88:	e032      	b.n	800ddf0 <_printf_i+0xa0>
 800dd8a:	2964      	cmp	r1, #100	; 0x64
 800dd8c:	d001      	beq.n	800dd92 <_printf_i+0x42>
 800dd8e:	2969      	cmp	r1, #105	; 0x69
 800dd90:	d1f6      	bne.n	800dd80 <_printf_i+0x30>
 800dd92:	6820      	ldr	r0, [r4, #0]
 800dd94:	6813      	ldr	r3, [r2, #0]
 800dd96:	0605      	lsls	r5, r0, #24
 800dd98:	f103 0104 	add.w	r1, r3, #4
 800dd9c:	d52a      	bpl.n	800ddf4 <_printf_i+0xa4>
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	6011      	str	r1, [r2, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	da03      	bge.n	800ddae <_printf_i+0x5e>
 800dda6:	222d      	movs	r2, #45	; 0x2d
 800dda8:	425b      	negs	r3, r3
 800ddaa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ddae:	486f      	ldr	r0, [pc, #444]	; (800df6c <_printf_i+0x21c>)
 800ddb0:	220a      	movs	r2, #10
 800ddb2:	e039      	b.n	800de28 <_printf_i+0xd8>
 800ddb4:	2973      	cmp	r1, #115	; 0x73
 800ddb6:	f000 809d 	beq.w	800def4 <_printf_i+0x1a4>
 800ddba:	d808      	bhi.n	800ddce <_printf_i+0x7e>
 800ddbc:	296f      	cmp	r1, #111	; 0x6f
 800ddbe:	d020      	beq.n	800de02 <_printf_i+0xb2>
 800ddc0:	2970      	cmp	r1, #112	; 0x70
 800ddc2:	d1dd      	bne.n	800dd80 <_printf_i+0x30>
 800ddc4:	6823      	ldr	r3, [r4, #0]
 800ddc6:	f043 0320 	orr.w	r3, r3, #32
 800ddca:	6023      	str	r3, [r4, #0]
 800ddcc:	e003      	b.n	800ddd6 <_printf_i+0x86>
 800ddce:	2975      	cmp	r1, #117	; 0x75
 800ddd0:	d017      	beq.n	800de02 <_printf_i+0xb2>
 800ddd2:	2978      	cmp	r1, #120	; 0x78
 800ddd4:	d1d4      	bne.n	800dd80 <_printf_i+0x30>
 800ddd6:	2378      	movs	r3, #120	; 0x78
 800ddd8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dddc:	4864      	ldr	r0, [pc, #400]	; (800df70 <_printf_i+0x220>)
 800ddde:	e055      	b.n	800de8c <_printf_i+0x13c>
 800dde0:	6813      	ldr	r3, [r2, #0]
 800dde2:	1d19      	adds	r1, r3, #4
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	6011      	str	r1, [r2, #0]
 800dde8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ddec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	e08c      	b.n	800df0e <_printf_i+0x1be>
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	6011      	str	r1, [r2, #0]
 800ddf8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ddfc:	bf18      	it	ne
 800ddfe:	b21b      	sxthne	r3, r3
 800de00:	e7cf      	b.n	800dda2 <_printf_i+0x52>
 800de02:	6813      	ldr	r3, [r2, #0]
 800de04:	6825      	ldr	r5, [r4, #0]
 800de06:	1d18      	adds	r0, r3, #4
 800de08:	6010      	str	r0, [r2, #0]
 800de0a:	0628      	lsls	r0, r5, #24
 800de0c:	d501      	bpl.n	800de12 <_printf_i+0xc2>
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	e002      	b.n	800de18 <_printf_i+0xc8>
 800de12:	0668      	lsls	r0, r5, #25
 800de14:	d5fb      	bpl.n	800de0e <_printf_i+0xbe>
 800de16:	881b      	ldrh	r3, [r3, #0]
 800de18:	4854      	ldr	r0, [pc, #336]	; (800df6c <_printf_i+0x21c>)
 800de1a:	296f      	cmp	r1, #111	; 0x6f
 800de1c:	bf14      	ite	ne
 800de1e:	220a      	movne	r2, #10
 800de20:	2208      	moveq	r2, #8
 800de22:	2100      	movs	r1, #0
 800de24:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800de28:	6865      	ldr	r5, [r4, #4]
 800de2a:	60a5      	str	r5, [r4, #8]
 800de2c:	2d00      	cmp	r5, #0
 800de2e:	f2c0 8095 	blt.w	800df5c <_printf_i+0x20c>
 800de32:	6821      	ldr	r1, [r4, #0]
 800de34:	f021 0104 	bic.w	r1, r1, #4
 800de38:	6021      	str	r1, [r4, #0]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d13d      	bne.n	800deba <_printf_i+0x16a>
 800de3e:	2d00      	cmp	r5, #0
 800de40:	f040 808e 	bne.w	800df60 <_printf_i+0x210>
 800de44:	4665      	mov	r5, ip
 800de46:	2a08      	cmp	r2, #8
 800de48:	d10b      	bne.n	800de62 <_printf_i+0x112>
 800de4a:	6823      	ldr	r3, [r4, #0]
 800de4c:	07db      	lsls	r3, r3, #31
 800de4e:	d508      	bpl.n	800de62 <_printf_i+0x112>
 800de50:	6923      	ldr	r3, [r4, #16]
 800de52:	6862      	ldr	r2, [r4, #4]
 800de54:	429a      	cmp	r2, r3
 800de56:	bfde      	ittt	le
 800de58:	2330      	movle	r3, #48	; 0x30
 800de5a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800de5e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800de62:	ebac 0305 	sub.w	r3, ip, r5
 800de66:	6123      	str	r3, [r4, #16]
 800de68:	f8cd 8000 	str.w	r8, [sp]
 800de6c:	463b      	mov	r3, r7
 800de6e:	aa03      	add	r2, sp, #12
 800de70:	4621      	mov	r1, r4
 800de72:	4630      	mov	r0, r6
 800de74:	f7ff fef6 	bl	800dc64 <_printf_common>
 800de78:	3001      	adds	r0, #1
 800de7a:	d14d      	bne.n	800df18 <_printf_i+0x1c8>
 800de7c:	f04f 30ff 	mov.w	r0, #4294967295
 800de80:	b005      	add	sp, #20
 800de82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de86:	4839      	ldr	r0, [pc, #228]	; (800df6c <_printf_i+0x21c>)
 800de88:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800de8c:	6813      	ldr	r3, [r2, #0]
 800de8e:	6821      	ldr	r1, [r4, #0]
 800de90:	1d1d      	adds	r5, r3, #4
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	6015      	str	r5, [r2, #0]
 800de96:	060a      	lsls	r2, r1, #24
 800de98:	d50b      	bpl.n	800deb2 <_printf_i+0x162>
 800de9a:	07ca      	lsls	r2, r1, #31
 800de9c:	bf44      	itt	mi
 800de9e:	f041 0120 	orrmi.w	r1, r1, #32
 800dea2:	6021      	strmi	r1, [r4, #0]
 800dea4:	b91b      	cbnz	r3, 800deae <_printf_i+0x15e>
 800dea6:	6822      	ldr	r2, [r4, #0]
 800dea8:	f022 0220 	bic.w	r2, r2, #32
 800deac:	6022      	str	r2, [r4, #0]
 800deae:	2210      	movs	r2, #16
 800deb0:	e7b7      	b.n	800de22 <_printf_i+0xd2>
 800deb2:	064d      	lsls	r5, r1, #25
 800deb4:	bf48      	it	mi
 800deb6:	b29b      	uxthmi	r3, r3
 800deb8:	e7ef      	b.n	800de9a <_printf_i+0x14a>
 800deba:	4665      	mov	r5, ip
 800debc:	fbb3 f1f2 	udiv	r1, r3, r2
 800dec0:	fb02 3311 	mls	r3, r2, r1, r3
 800dec4:	5cc3      	ldrb	r3, [r0, r3]
 800dec6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800deca:	460b      	mov	r3, r1
 800decc:	2900      	cmp	r1, #0
 800dece:	d1f5      	bne.n	800debc <_printf_i+0x16c>
 800ded0:	e7b9      	b.n	800de46 <_printf_i+0xf6>
 800ded2:	6813      	ldr	r3, [r2, #0]
 800ded4:	6825      	ldr	r5, [r4, #0]
 800ded6:	6961      	ldr	r1, [r4, #20]
 800ded8:	1d18      	adds	r0, r3, #4
 800deda:	6010      	str	r0, [r2, #0]
 800dedc:	0628      	lsls	r0, r5, #24
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	d501      	bpl.n	800dee6 <_printf_i+0x196>
 800dee2:	6019      	str	r1, [r3, #0]
 800dee4:	e002      	b.n	800deec <_printf_i+0x19c>
 800dee6:	066a      	lsls	r2, r5, #25
 800dee8:	d5fb      	bpl.n	800dee2 <_printf_i+0x192>
 800deea:	8019      	strh	r1, [r3, #0]
 800deec:	2300      	movs	r3, #0
 800deee:	6123      	str	r3, [r4, #16]
 800def0:	4665      	mov	r5, ip
 800def2:	e7b9      	b.n	800de68 <_printf_i+0x118>
 800def4:	6813      	ldr	r3, [r2, #0]
 800def6:	1d19      	adds	r1, r3, #4
 800def8:	6011      	str	r1, [r2, #0]
 800defa:	681d      	ldr	r5, [r3, #0]
 800defc:	6862      	ldr	r2, [r4, #4]
 800defe:	2100      	movs	r1, #0
 800df00:	4628      	mov	r0, r5
 800df02:	f7f2 f96d 	bl	80001e0 <memchr>
 800df06:	b108      	cbz	r0, 800df0c <_printf_i+0x1bc>
 800df08:	1b40      	subs	r0, r0, r5
 800df0a:	6060      	str	r0, [r4, #4]
 800df0c:	6863      	ldr	r3, [r4, #4]
 800df0e:	6123      	str	r3, [r4, #16]
 800df10:	2300      	movs	r3, #0
 800df12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df16:	e7a7      	b.n	800de68 <_printf_i+0x118>
 800df18:	6923      	ldr	r3, [r4, #16]
 800df1a:	462a      	mov	r2, r5
 800df1c:	4639      	mov	r1, r7
 800df1e:	4630      	mov	r0, r6
 800df20:	47c0      	blx	r8
 800df22:	3001      	adds	r0, #1
 800df24:	d0aa      	beq.n	800de7c <_printf_i+0x12c>
 800df26:	6823      	ldr	r3, [r4, #0]
 800df28:	079b      	lsls	r3, r3, #30
 800df2a:	d413      	bmi.n	800df54 <_printf_i+0x204>
 800df2c:	68e0      	ldr	r0, [r4, #12]
 800df2e:	9b03      	ldr	r3, [sp, #12]
 800df30:	4298      	cmp	r0, r3
 800df32:	bfb8      	it	lt
 800df34:	4618      	movlt	r0, r3
 800df36:	e7a3      	b.n	800de80 <_printf_i+0x130>
 800df38:	2301      	movs	r3, #1
 800df3a:	464a      	mov	r2, r9
 800df3c:	4639      	mov	r1, r7
 800df3e:	4630      	mov	r0, r6
 800df40:	47c0      	blx	r8
 800df42:	3001      	adds	r0, #1
 800df44:	d09a      	beq.n	800de7c <_printf_i+0x12c>
 800df46:	3501      	adds	r5, #1
 800df48:	68e3      	ldr	r3, [r4, #12]
 800df4a:	9a03      	ldr	r2, [sp, #12]
 800df4c:	1a9b      	subs	r3, r3, r2
 800df4e:	42ab      	cmp	r3, r5
 800df50:	dcf2      	bgt.n	800df38 <_printf_i+0x1e8>
 800df52:	e7eb      	b.n	800df2c <_printf_i+0x1dc>
 800df54:	2500      	movs	r5, #0
 800df56:	f104 0919 	add.w	r9, r4, #25
 800df5a:	e7f5      	b.n	800df48 <_printf_i+0x1f8>
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d1ac      	bne.n	800deba <_printf_i+0x16a>
 800df60:	7803      	ldrb	r3, [r0, #0]
 800df62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800df66:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800df6a:	e76c      	b.n	800de46 <_printf_i+0xf6>
 800df6c:	0800e431 	.word	0x0800e431
 800df70:	0800e442 	.word	0x0800e442

0800df74 <memmove>:
 800df74:	4288      	cmp	r0, r1
 800df76:	b510      	push	{r4, lr}
 800df78:	eb01 0302 	add.w	r3, r1, r2
 800df7c:	d807      	bhi.n	800df8e <memmove+0x1a>
 800df7e:	1e42      	subs	r2, r0, #1
 800df80:	4299      	cmp	r1, r3
 800df82:	d00a      	beq.n	800df9a <memmove+0x26>
 800df84:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df88:	f802 4f01 	strb.w	r4, [r2, #1]!
 800df8c:	e7f8      	b.n	800df80 <memmove+0xc>
 800df8e:	4283      	cmp	r3, r0
 800df90:	d9f5      	bls.n	800df7e <memmove+0xa>
 800df92:	1881      	adds	r1, r0, r2
 800df94:	1ad2      	subs	r2, r2, r3
 800df96:	42d3      	cmn	r3, r2
 800df98:	d100      	bne.n	800df9c <memmove+0x28>
 800df9a:	bd10      	pop	{r4, pc}
 800df9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dfa0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800dfa4:	e7f7      	b.n	800df96 <memmove+0x22>
	...

0800dfa8 <_free_r>:
 800dfa8:	b538      	push	{r3, r4, r5, lr}
 800dfaa:	4605      	mov	r5, r0
 800dfac:	2900      	cmp	r1, #0
 800dfae:	d045      	beq.n	800e03c <_free_r+0x94>
 800dfb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfb4:	1f0c      	subs	r4, r1, #4
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	bfb8      	it	lt
 800dfba:	18e4      	addlt	r4, r4, r3
 800dfbc:	f000 f8d2 	bl	800e164 <__malloc_lock>
 800dfc0:	4a1f      	ldr	r2, [pc, #124]	; (800e040 <_free_r+0x98>)
 800dfc2:	6813      	ldr	r3, [r2, #0]
 800dfc4:	4610      	mov	r0, r2
 800dfc6:	b933      	cbnz	r3, 800dfd6 <_free_r+0x2e>
 800dfc8:	6063      	str	r3, [r4, #4]
 800dfca:	6014      	str	r4, [r2, #0]
 800dfcc:	4628      	mov	r0, r5
 800dfce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfd2:	f000 b8c8 	b.w	800e166 <__malloc_unlock>
 800dfd6:	42a3      	cmp	r3, r4
 800dfd8:	d90c      	bls.n	800dff4 <_free_r+0x4c>
 800dfda:	6821      	ldr	r1, [r4, #0]
 800dfdc:	1862      	adds	r2, r4, r1
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	bf04      	itt	eq
 800dfe2:	681a      	ldreq	r2, [r3, #0]
 800dfe4:	685b      	ldreq	r3, [r3, #4]
 800dfe6:	6063      	str	r3, [r4, #4]
 800dfe8:	bf04      	itt	eq
 800dfea:	1852      	addeq	r2, r2, r1
 800dfec:	6022      	streq	r2, [r4, #0]
 800dfee:	6004      	str	r4, [r0, #0]
 800dff0:	e7ec      	b.n	800dfcc <_free_r+0x24>
 800dff2:	4613      	mov	r3, r2
 800dff4:	685a      	ldr	r2, [r3, #4]
 800dff6:	b10a      	cbz	r2, 800dffc <_free_r+0x54>
 800dff8:	42a2      	cmp	r2, r4
 800dffa:	d9fa      	bls.n	800dff2 <_free_r+0x4a>
 800dffc:	6819      	ldr	r1, [r3, #0]
 800dffe:	1858      	adds	r0, r3, r1
 800e000:	42a0      	cmp	r0, r4
 800e002:	d10b      	bne.n	800e01c <_free_r+0x74>
 800e004:	6820      	ldr	r0, [r4, #0]
 800e006:	4401      	add	r1, r0
 800e008:	1858      	adds	r0, r3, r1
 800e00a:	4282      	cmp	r2, r0
 800e00c:	6019      	str	r1, [r3, #0]
 800e00e:	d1dd      	bne.n	800dfcc <_free_r+0x24>
 800e010:	6810      	ldr	r0, [r2, #0]
 800e012:	6852      	ldr	r2, [r2, #4]
 800e014:	605a      	str	r2, [r3, #4]
 800e016:	4401      	add	r1, r0
 800e018:	6019      	str	r1, [r3, #0]
 800e01a:	e7d7      	b.n	800dfcc <_free_r+0x24>
 800e01c:	d902      	bls.n	800e024 <_free_r+0x7c>
 800e01e:	230c      	movs	r3, #12
 800e020:	602b      	str	r3, [r5, #0]
 800e022:	e7d3      	b.n	800dfcc <_free_r+0x24>
 800e024:	6820      	ldr	r0, [r4, #0]
 800e026:	1821      	adds	r1, r4, r0
 800e028:	428a      	cmp	r2, r1
 800e02a:	bf04      	itt	eq
 800e02c:	6811      	ldreq	r1, [r2, #0]
 800e02e:	6852      	ldreq	r2, [r2, #4]
 800e030:	6062      	str	r2, [r4, #4]
 800e032:	bf04      	itt	eq
 800e034:	1809      	addeq	r1, r1, r0
 800e036:	6021      	streq	r1, [r4, #0]
 800e038:	605c      	str	r4, [r3, #4]
 800e03a:	e7c7      	b.n	800dfcc <_free_r+0x24>
 800e03c:	bd38      	pop	{r3, r4, r5, pc}
 800e03e:	bf00      	nop
 800e040:	20001cf8 	.word	0x20001cf8

0800e044 <_malloc_r>:
 800e044:	b570      	push	{r4, r5, r6, lr}
 800e046:	1ccd      	adds	r5, r1, #3
 800e048:	f025 0503 	bic.w	r5, r5, #3
 800e04c:	3508      	adds	r5, #8
 800e04e:	2d0c      	cmp	r5, #12
 800e050:	bf38      	it	cc
 800e052:	250c      	movcc	r5, #12
 800e054:	2d00      	cmp	r5, #0
 800e056:	4606      	mov	r6, r0
 800e058:	db01      	blt.n	800e05e <_malloc_r+0x1a>
 800e05a:	42a9      	cmp	r1, r5
 800e05c:	d903      	bls.n	800e066 <_malloc_r+0x22>
 800e05e:	230c      	movs	r3, #12
 800e060:	6033      	str	r3, [r6, #0]
 800e062:	2000      	movs	r0, #0
 800e064:	bd70      	pop	{r4, r5, r6, pc}
 800e066:	f000 f87d 	bl	800e164 <__malloc_lock>
 800e06a:	4a21      	ldr	r2, [pc, #132]	; (800e0f0 <_malloc_r+0xac>)
 800e06c:	6814      	ldr	r4, [r2, #0]
 800e06e:	4621      	mov	r1, r4
 800e070:	b991      	cbnz	r1, 800e098 <_malloc_r+0x54>
 800e072:	4c20      	ldr	r4, [pc, #128]	; (800e0f4 <_malloc_r+0xb0>)
 800e074:	6823      	ldr	r3, [r4, #0]
 800e076:	b91b      	cbnz	r3, 800e080 <_malloc_r+0x3c>
 800e078:	4630      	mov	r0, r6
 800e07a:	f000 f863 	bl	800e144 <_sbrk_r>
 800e07e:	6020      	str	r0, [r4, #0]
 800e080:	4629      	mov	r1, r5
 800e082:	4630      	mov	r0, r6
 800e084:	f000 f85e 	bl	800e144 <_sbrk_r>
 800e088:	1c43      	adds	r3, r0, #1
 800e08a:	d124      	bne.n	800e0d6 <_malloc_r+0x92>
 800e08c:	230c      	movs	r3, #12
 800e08e:	6033      	str	r3, [r6, #0]
 800e090:	4630      	mov	r0, r6
 800e092:	f000 f868 	bl	800e166 <__malloc_unlock>
 800e096:	e7e4      	b.n	800e062 <_malloc_r+0x1e>
 800e098:	680b      	ldr	r3, [r1, #0]
 800e09a:	1b5b      	subs	r3, r3, r5
 800e09c:	d418      	bmi.n	800e0d0 <_malloc_r+0x8c>
 800e09e:	2b0b      	cmp	r3, #11
 800e0a0:	d90f      	bls.n	800e0c2 <_malloc_r+0x7e>
 800e0a2:	600b      	str	r3, [r1, #0]
 800e0a4:	50cd      	str	r5, [r1, r3]
 800e0a6:	18cc      	adds	r4, r1, r3
 800e0a8:	4630      	mov	r0, r6
 800e0aa:	f000 f85c 	bl	800e166 <__malloc_unlock>
 800e0ae:	f104 000b 	add.w	r0, r4, #11
 800e0b2:	1d23      	adds	r3, r4, #4
 800e0b4:	f020 0007 	bic.w	r0, r0, #7
 800e0b8:	1ac3      	subs	r3, r0, r3
 800e0ba:	d0d3      	beq.n	800e064 <_malloc_r+0x20>
 800e0bc:	425a      	negs	r2, r3
 800e0be:	50e2      	str	r2, [r4, r3]
 800e0c0:	e7d0      	b.n	800e064 <_malloc_r+0x20>
 800e0c2:	428c      	cmp	r4, r1
 800e0c4:	684b      	ldr	r3, [r1, #4]
 800e0c6:	bf16      	itet	ne
 800e0c8:	6063      	strne	r3, [r4, #4]
 800e0ca:	6013      	streq	r3, [r2, #0]
 800e0cc:	460c      	movne	r4, r1
 800e0ce:	e7eb      	b.n	800e0a8 <_malloc_r+0x64>
 800e0d0:	460c      	mov	r4, r1
 800e0d2:	6849      	ldr	r1, [r1, #4]
 800e0d4:	e7cc      	b.n	800e070 <_malloc_r+0x2c>
 800e0d6:	1cc4      	adds	r4, r0, #3
 800e0d8:	f024 0403 	bic.w	r4, r4, #3
 800e0dc:	42a0      	cmp	r0, r4
 800e0de:	d005      	beq.n	800e0ec <_malloc_r+0xa8>
 800e0e0:	1a21      	subs	r1, r4, r0
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	f000 f82e 	bl	800e144 <_sbrk_r>
 800e0e8:	3001      	adds	r0, #1
 800e0ea:	d0cf      	beq.n	800e08c <_malloc_r+0x48>
 800e0ec:	6025      	str	r5, [r4, #0]
 800e0ee:	e7db      	b.n	800e0a8 <_malloc_r+0x64>
 800e0f0:	20001cf8 	.word	0x20001cf8
 800e0f4:	20001cfc 	.word	0x20001cfc

0800e0f8 <_realloc_r>:
 800e0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0fa:	4607      	mov	r7, r0
 800e0fc:	4614      	mov	r4, r2
 800e0fe:	460e      	mov	r6, r1
 800e100:	b921      	cbnz	r1, 800e10c <_realloc_r+0x14>
 800e102:	4611      	mov	r1, r2
 800e104:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e108:	f7ff bf9c 	b.w	800e044 <_malloc_r>
 800e10c:	b922      	cbnz	r2, 800e118 <_realloc_r+0x20>
 800e10e:	f7ff ff4b 	bl	800dfa8 <_free_r>
 800e112:	4625      	mov	r5, r4
 800e114:	4628      	mov	r0, r5
 800e116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e118:	f000 f826 	bl	800e168 <_malloc_usable_size_r>
 800e11c:	42a0      	cmp	r0, r4
 800e11e:	d20f      	bcs.n	800e140 <_realloc_r+0x48>
 800e120:	4621      	mov	r1, r4
 800e122:	4638      	mov	r0, r7
 800e124:	f7ff ff8e 	bl	800e044 <_malloc_r>
 800e128:	4605      	mov	r5, r0
 800e12a:	2800      	cmp	r0, #0
 800e12c:	d0f2      	beq.n	800e114 <_realloc_r+0x1c>
 800e12e:	4631      	mov	r1, r6
 800e130:	4622      	mov	r2, r4
 800e132:	f7ff fbf7 	bl	800d924 <memcpy>
 800e136:	4631      	mov	r1, r6
 800e138:	4638      	mov	r0, r7
 800e13a:	f7ff ff35 	bl	800dfa8 <_free_r>
 800e13e:	e7e9      	b.n	800e114 <_realloc_r+0x1c>
 800e140:	4635      	mov	r5, r6
 800e142:	e7e7      	b.n	800e114 <_realloc_r+0x1c>

0800e144 <_sbrk_r>:
 800e144:	b538      	push	{r3, r4, r5, lr}
 800e146:	4c06      	ldr	r4, [pc, #24]	; (800e160 <_sbrk_r+0x1c>)
 800e148:	2300      	movs	r3, #0
 800e14a:	4605      	mov	r5, r0
 800e14c:	4608      	mov	r0, r1
 800e14e:	6023      	str	r3, [r4, #0]
 800e150:	f7f3 f864 	bl	800121c <_sbrk>
 800e154:	1c43      	adds	r3, r0, #1
 800e156:	d102      	bne.n	800e15e <_sbrk_r+0x1a>
 800e158:	6823      	ldr	r3, [r4, #0]
 800e15a:	b103      	cbz	r3, 800e15e <_sbrk_r+0x1a>
 800e15c:	602b      	str	r3, [r5, #0]
 800e15e:	bd38      	pop	{r3, r4, r5, pc}
 800e160:	2000d04c 	.word	0x2000d04c

0800e164 <__malloc_lock>:
 800e164:	4770      	bx	lr

0800e166 <__malloc_unlock>:
 800e166:	4770      	bx	lr

0800e168 <_malloc_usable_size_r>:
 800e168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e16c:	1f18      	subs	r0, r3, #4
 800e16e:	2b00      	cmp	r3, #0
 800e170:	bfbc      	itt	lt
 800e172:	580b      	ldrlt	r3, [r1, r0]
 800e174:	18c0      	addlt	r0, r0, r3
 800e176:	4770      	bx	lr

0800e178 <_init>:
 800e178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e17a:	bf00      	nop
 800e17c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e17e:	bc08      	pop	{r3}
 800e180:	469e      	mov	lr, r3
 800e182:	4770      	bx	lr

0800e184 <_fini>:
 800e184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e186:	bf00      	nop
 800e188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e18a:	bc08      	pop	{r3}
 800e18c:	469e      	mov	lr, r3
 800e18e:	4770      	bx	lr
