<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SILowerControlFlow.cpp source code [llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SILowerControlFlow.cpp.html'>SILowerControlFlow.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SILowerControlFlow.cpp - Use predicates for control flow ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass lowers the pseudo control flow instructions to real</i></td></tr>
<tr><th id="11">11</th><td><i>/// machine instructions.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// All control flow is handled using predicated instructions and</i></td></tr>
<tr><th id="14">14</th><td><i>/// a predicate stack.  Each Scalar ALU controls the operations of 64 Vector</i></td></tr>
<tr><th id="15">15</th><td><i>/// ALUs.  The Scalar ALU can update the predicate for any of the Vector ALUs</i></td></tr>
<tr><th id="16">16</th><td><i>/// by writting to the 64-bit EXEC register (each bit corresponds to a</i></td></tr>
<tr><th id="17">17</th><td><i>/// single vector ALU).  Typically, for predicates, a vector ALU will write</i></td></tr>
<tr><th id="18">18</th><td><i>/// to its bit of the VCC register (like EXEC VCC is 64-bits, one for each</i></td></tr>
<tr><th id="19">19</th><td><i>/// Vector ALU) and then the ScalarALU will AND the VCC register with the</i></td></tr>
<tr><th id="20">20</th><td><i>/// EXEC to update the predicates.</i></td></tr>
<tr><th id="21">21</th><td><i>///</i></td></tr>
<tr><th id="22">22</th><td><i>/// For example:</i></td></tr>
<tr><th id="23">23</th><td><i>/// %vcc = V_CMP_GT_F32 %vgpr1, %vgpr2</i></td></tr>
<tr><th id="24">24</th><td><i>/// %sgpr0 = SI_IF %vcc</i></td></tr>
<tr><th id="25">25</th><td><i>///   %vgpr0 = V_ADD_F32 %vgpr0, %vgpr0</i></td></tr>
<tr><th id="26">26</th><td><i>/// %sgpr0 = SI_ELSE %sgpr0</i></td></tr>
<tr><th id="27">27</th><td><i>///   %vgpr0 = V_SUB_F32 %vgpr0, %vgpr0</i></td></tr>
<tr><th id="28">28</th><td><i>/// SI_END_CF %sgpr0</i></td></tr>
<tr><th id="29">29</th><td><i>///</i></td></tr>
<tr><th id="30">30</th><td><i>/// becomes:</i></td></tr>
<tr><th id="31">31</th><td><i>///</i></td></tr>
<tr><th id="32">32</th><td><i>/// %sgpr0 = S_AND_SAVEEXEC_B64 %vcc  // Save and update the exec mask</i></td></tr>
<tr><th id="33">33</th><td><i>/// %sgpr0 = S_XOR_B64 %sgpr0, %exec  // Clear live bits from saved exec mask</i></td></tr>
<tr><th id="34">34</th><td><i>/// S_CBRANCH_EXECZ label0            // This instruction is an optional</i></td></tr>
<tr><th id="35">35</th><td><i>///                                   // optimization which allows us to</i></td></tr>
<tr><th id="36">36</th><td><i>///                                   // branch if all the bits of</i></td></tr>
<tr><th id="37">37</th><td><i>///                                   // EXEC are zero.</i></td></tr>
<tr><th id="38">38</th><td><i>/// %vgpr0 = V_ADD_F32 %vgpr0, %vgpr0 // Do the IF block of the branch</i></td></tr>
<tr><th id="39">39</th><td><i>///</i></td></tr>
<tr><th id="40">40</th><td><i>/// label0:</i></td></tr>
<tr><th id="41">41</th><td><i>/// %sgpr0 = S_OR_SAVEEXEC_B64 %exec   // Restore the exec mask for the Then block</i></td></tr>
<tr><th id="42">42</th><td><i>/// %exec = S_XOR_B64 %sgpr0, %exec    // Clear live bits from saved exec mask</i></td></tr>
<tr><th id="43">43</th><td><i>/// S_BRANCH_EXECZ label1              // Use our branch optimization</i></td></tr>
<tr><th id="44">44</th><td><i>///                                    // instruction again.</i></td></tr>
<tr><th id="45">45</th><td><i>/// %vgpr0 = V_SUB_F32 %vgpr0, %vgpr   // Do the THEN block</i></td></tr>
<tr><th id="46">46</th><td><i>/// label1:</i></td></tr>
<tr><th id="47">47</th><td><i>/// %exec = S_OR_B64 %exec, %sgpr0     // Re-enable saved exec mask bits</i></td></tr>
<tr><th id="48">48</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-lower-control-flow"</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>namespace</b> {</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="79">79</th><td><b>private</b>:</td></tr>
<tr><th id="80">80</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIf' data-type='void (anonymous namespace)::SILowerControlFlow::emitIf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE">emitIf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>);</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitElse' data-type='void (anonymous namespace)::SILowerControlFlow::emitElse(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE">emitElse</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>);</td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIfBreak' data-type='void (anonymous namespace)::SILowerControlFlow::emitIfBreak(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE">emitIfBreak</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>);</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitLoop' data-type='void (anonymous namespace)::SILowerControlFlow::emitLoop(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE">emitLoop</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>);</td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitEndCf' data-type='void (anonymous namespace)::SILowerControlFlow::emitEndCf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE">emitEndCf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-type='void (anonymous namespace)::SILowerControlFlow::findMaskOperands(llvm::MachineInstr &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Src) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7OpNo" title='OpNo' data-type='unsigned int' data-ref="7OpNo">OpNo</dfn>,</td></tr>
<tr><th id="92">92</th><td>                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="8Src" title='Src' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="8Src">Src</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::combineMasks' data-type='void (anonymous namespace)::SILowerControlFlow::combineMasks(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">combineMasks</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>public</b>:</td></tr>
<tr><th id="97">97</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerControlFlow::ID">ID</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev" title='(anonymous namespace)::SILowerControlFlow::SILowerControlFlow' data-type='void (anonymous namespace)::SILowerControlFlow::SILowerControlFlow()' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev">SILowerControlFlow</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-use='a' data-ref="(anonymousnamespace)::SILowerControlFlow::ID">ID</a>) {}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerControlFlow::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerControlFlow::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>) override;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SILowerControlFlow11getPassNameEv" title='(anonymous namespace)::SILowerControlFlow::getPassName' data-type='llvm::StringRef (anonymous namespace)::SILowerControlFlow::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower control flow pseudo instructions"</q>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SILowerControlFlow::getAnalysisUsage' data-type='void (anonymous namespace)::SILowerControlFlow::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="11AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="11AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="108">108</th><td>    <i>// Should preserve the same set that TwoAddressInstructions does.</i></td></tr>
<tr><th id="109">109</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="110">110</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="111">111</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::LiveVariablesID" title='llvm::LiveVariablesID' data-ref="llvm::LiveVariablesID">LiveVariablesID</a></span>);</td></tr>
<tr><th id="112">112</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::MachineLoopInfoID" title='llvm::MachineLoopInfoID' data-ref="llvm::MachineLoopInfoID">MachineLoopInfoID</a></span>);</td></tr>
<tr><th id="113">113</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="114">114</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="115">115</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a></span>);</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerControlFlow::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSILowerControlFlowPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI lower control flow&quot;, &quot;si-lower-control-flow&quot;, &amp;SILowerControlFlow::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SILowerControlFlow&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSILowerControlFlowPassFlag; void llvm::initializeSILowerControlFlowPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSILowerControlFlowPassFlag, initializeSILowerControlFlowPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>, <a class="macro" href="#74" title="&quot;si-lower-control-flow&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="124">124</th><td>               <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI lower control flow"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-type='void setImpSCCDefDead(llvm::MachineInstr &amp; MI, bool IsDead)' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="12MI">MI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="13IsDead" title='IsDead' data-type='bool' data-ref="13IsDead">IsDead</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="14ImpDefSCC" title='ImpDefSCC' data-type='llvm::MachineOperand &amp;' data-ref="14ImpDefSCC">ImpDefSCC</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef()) ? void (0) : __assert_fail (&quot;ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp&quot;, 128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ImpDefSCC.getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span> &amp;&amp; ImpDefSCC.isDef());</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <a class="local col4 ref" href="#14ImpDefSCC" title='ImpDefSCC' data-ref="14ImpDefSCC">ImpDefSCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<a class="local col3 ref" href="#13IsDead" title='IsDead' data-ref="13IsDead">IsDead</a>);</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SILowerControlFlowID" title='llvm::SILowerControlFlowID' data-ref="llvm::SILowerControlFlowID">SILowerControlFlowID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<a class="tu ref" href="#(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-ref="(anonymousnamespace)::SILowerControlFlow::ID">ID</a>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE" title='isSimpleIf' data-type='bool isSimpleIf(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo * MRI, const llvm::SIInstrInfo * TII)' data-ref="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">isSimpleIf</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="16MRI">MRI</dfn>,</td></tr>
<tr><th id="136">136</th><td>                       <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="17TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="17TII">TII</dfn>) {</td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18SaveExecReg" title='SaveExecReg' data-type='unsigned int' data-ref="18SaveExecReg">SaveExecReg</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="138">138</th><td>  <em>auto</em> <dfn class="local col9 decl" id="19U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="19U">U</dfn> = <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col8 ref" href="#18SaveExecReg" title='SaveExecReg' data-ref="18SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (U == MRI-&gt;use_instr_nodbg_end() ||</td></tr>
<tr><th id="141">141</th><td>      std::next(U) != MRI-&gt;use_instr_nodbg_end() ||</td></tr>
<tr><th id="142">142</th><td>      U-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;SI_END_CF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_END_CF</span>)</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i>// Check for SI_KILL_*_TERMINATOR on path from if to endif.</i></td></tr>
<tr><th id="146">146</th><td><i>  // if there is any such terminator simplififcations are not safe.</i></td></tr>
<tr><th id="147">147</th><td>  <em>auto</em> <dfn class="local col0 decl" id="20SMBB" title='SMBB' data-type='const llvm::MachineBasicBlock *' data-ref="20SMBB">SMBB</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="148">148</th><td>  <em>auto</em> <dfn class="local col1 decl" id="21EMBB" title='EMBB' data-type='llvm::MachineBasicBlock *' data-ref="21EMBB">EMBB</dfn> = <a class="local col9 ref" href="#19U" title='U' data-ref="19U">U</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;const llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col2 decl" id="22Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt;' data-ref="22Visited">Visited</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <dfn class="local col3 decl" id="23Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="23Worklist">Worklist</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col0 ref" href="#20SMBB" title='SMBB' data-ref="20SMBB">SMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="151">151</th><td>                                              <a class="local col0 ref" href="#20SMBB" title='SMBB' data-ref="20SMBB">SMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>());</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>while</b> (!<a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="154">154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="24MBB">MBB</dfn> = <a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a> == <a class="local col1 ref" href="#21EMBB" title='EMBB' data-ref="21EMBB">EMBB</a> || !<a class="local col2 ref" href="#22Visited" title='Visited' data-ref="22Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;const llvm::MachineBasicBlock *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineBasicBlock *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="157">157</th><td>      <b>continue</b>;</td></tr>
<tr><th id="158">158</th><td>    <b>for</b>(<em>auto</em> &amp;<dfn class="local col5 decl" id="25Term" title='Term' data-type='llvm::MachineInstr &amp;' data-ref="25Term">Term</dfn> : <a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>())</td></tr>
<tr><th id="159">159</th><td>      <b>if</b> (<a class="local col7 ref" href="#17TII" title='TII' data-ref="17TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</a>(<a class="local col5 ref" href="#25Term" title='Term' data-ref="25Term">Term</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="160">160</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>());</td></tr>
<tr><th id="163">163</th><td>  }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIf' data-type='void (anonymous namespace)::SILowerControlFlow::emitIf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE">emitIf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>) {</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn> = *<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="170">170</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="28DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="28DL">DL</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="29I" title='I' data-type='MachineBasicBlock::iterator' data-ref="29I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30SaveExec" title='SaveExec' data-type='llvm::MachineOperand &amp;' data-ref="30SaveExec">SaveExec</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31Cond" title='Cond' data-type='llvm::MachineOperand &amp;' data-ref="31Cond">Cond</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="175">175</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SaveExec.getSubReg() == AMDGPU::NoSubRegister &amp;&amp; Cond.getSubReg() == AMDGPU::NoSubRegister) ? void (0) : __assert_fail (&quot;SaveExec.getSubReg() == AMDGPU::NoSubRegister &amp;&amp; Cond.getSubReg() == AMDGPU::NoSubRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp&quot;, 176, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SaveExec.getSubReg() == AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span> &amp;&amp;</td></tr>
<tr><th id="176">176</th><td>         Cond.getSubReg() == AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32SaveExecReg" title='SaveExecReg' data-type='unsigned int' data-ref="32SaveExecReg">SaveExecReg</dfn> = <a class="local col0 ref" href="#30SaveExec" title='SaveExec' data-ref="30SaveExec">SaveExec</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33ImpDefSCC" title='ImpDefSCC' data-type='llvm::MachineOperand &amp;' data-ref="33ImpDefSCC">ImpDefSCC</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="181">181</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef()) ? void (0) : __assert_fail (&quot;ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp&quot;, 181, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ImpDefSCC.getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span> &amp;&amp; ImpDefSCC.isDef());</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i>// If there is only one use of save exec register and that use is SI_END_CF,</i></td></tr>
<tr><th id="184">184</th><td><i>  // we can optimize SI_IF by returning the full saved exec mask instead of</i></td></tr>
<tr><th id="185">185</th><td><i>  // just cleared bits.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="local col4 decl" id="34SimpleIf" title='SimpleIf' data-type='bool' data-ref="34SimpleIf">SimpleIf</dfn> = <a class="tu ref" href="#_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE" title='isSimpleIf' data-use='c' data-ref="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">isSimpleIf</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII">TII</a>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i>// Add an implicit def of exec to discourage scheduling VALU after this which</i></td></tr>
<tr><th id="189">189</th><td><i>  // will interfere with trying to form s_and_saveexec_b64 later.</i></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35CopyReg" title='CopyReg' data-type='unsigned int' data-ref="35CopyReg">CopyReg</dfn> = SimpleIf ? SaveExecReg</td></tr>
<tr><th id="191">191</th><td>                       : MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="192">192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36CopyExec" title='CopyExec' data-type='llvm::MachineInstr *' data-ref="36CopyExec">CopyExec</dfn> =</td></tr>
<tr><th id="193">193</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), CopyReg)</td></tr>
<tr><th id="194">194</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="195">195</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, RegState::ImplicitDefine);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37Tmp" title='Tmp' data-type='unsigned int' data-ref="37Tmp">Tmp</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38And" title='And' data-type='llvm::MachineInstr *' data-ref="38And">And</dfn> =</td></tr>
<tr><th id="200">200</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>), Tmp)</td></tr>
<tr><th id="201">201</th><td>    .addReg(CopyReg)</td></tr>
<tr><th id="202">202</th><td>    .add(Cond);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <a class="tu ref" href="#_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-use='c' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</a>(<span class='refarg'>*<a class="local col8 ref" href="#38And" title='And' data-ref="38And">And</a></span>, <b>true</b>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="39Xor">Xor</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (!<a class="local col4 ref" href="#34SimpleIf" title='SimpleIf' data-ref="34SimpleIf">SimpleIf</a>) {</td></tr>
<tr><th id="208">208</th><td>    Xor =</td></tr>
<tr><th id="209">209</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64</span>), SaveExecReg)</td></tr>
<tr><th id="210">210</th><td>      .addReg(Tmp)</td></tr>
<tr><th id="211">211</th><td>      .addReg(CopyReg);</td></tr>
<tr><th id="212">212</th><td>    <a class="tu ref" href="#_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-use='c' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</a>(<span class='refarg'>*<a class="local col9 ref" href="#39Xor" title='Xor' data-ref="39Xor">Xor</a></span>, <a class="local col3 ref" href="#33ImpDefSCC" title='ImpDefSCC' data-ref="33ImpDefSCC">ImpDefSCC</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>// Use a copy that is a terminator to get correct spill code placement it with</i></td></tr>
<tr><th id="216">216</th><td><i>  // fast regalloc.</i></td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40SetExec" title='SetExec' data-type='llvm::MachineInstr *' data-ref="40SetExec">SetExec</dfn> =</td></tr>
<tr><th id="218">218</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64_term</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="219">219</th><td>    .addReg(Tmp, RegState::Kill);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Insert a pseudo terminator to help keep the verifier happy. This will also</i></td></tr>
<tr><th id="222">222</th><td><i>  // be used later when inserting skips.</i></td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41NewBr" title='NewBr' data-type='llvm::MachineInstr *' data-ref="41NewBr">NewBr</dfn> = BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>))</td></tr>
<tr><th id="224">224</th><td>                            .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>) {</td></tr>
<tr><th id="227">227</th><td>    <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="228">228</th><td>    <b>return</b>;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col6 ref" href="#36CopyExec" title='CopyExec' data-ref="36CopyExec">CopyExec</a></span>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// Replace with and so we don't need to fix the live interval for condition</i></td></tr>
<tr><th id="234">234</th><td><i>  // register.</i></td></tr>
<tr><th id="235">235</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#38And" title='And' data-ref="38And">And</a></span>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (!<a class="local col4 ref" href="#34SimpleIf" title='SimpleIf' data-ref="34SimpleIf">SimpleIf</a>)</td></tr>
<tr><th id="238">238</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#39Xor" title='Xor' data-ref="39Xor">Xor</a></span>);</td></tr>
<tr><th id="239">239</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#40SetExec" title='SetExec' data-ref="40SetExec">SetExec</a></span>);</td></tr>
<tr><th id="240">240</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#41NewBr" title='NewBr' data-ref="41NewBr">NewBr</a></span>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  LIS-&gt;removeAllRegUnitsForPhysReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="243">243</th><td>  <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// FIXME: Is there a better way of adjusting the liveness? It shouldn't be</i></td></tr>
<tr><th id="246">246</th><td><i>  // hard to add another def here but I'm not sure how to correctly update the</i></td></tr>
<tr><th id="247">247</th><td><i>  // valno.</i></td></tr>
<tr><th id="248">248</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col2 ref" href="#32SaveExecReg" title='SaveExecReg' data-ref="32SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="249">249</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col2 ref" href="#32SaveExecReg" title='SaveExecReg' data-ref="32SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="250">250</th><td>  LIS-&gt;createAndComputeVirtRegInterval(Tmp);</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (!SimpleIf)</td></tr>
<tr><th id="252">252</th><td>    LIS-&gt;createAndComputeVirtRegInterval(CopyReg);</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitElse' data-type='void (anonymous namespace)::SILowerControlFlow::emitElse(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE">emitElse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>) {</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB">MBB</dfn> = *<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="44DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="44DL">DL</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45DstReg" title='DstReg' data-type='unsigned int' data-ref="45DstReg">DstReg</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="260">260</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).getSubReg() == AMDGPU::NoSubRegister) ? void (0) : __assert_fail (&quot;MI.getOperand(0).getSubReg() == AMDGPU::NoSubRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp&quot;, 260, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).getSubReg() == AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>);</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46ExecModified" title='ExecModified' data-type='bool' data-ref="46ExecModified">ExecModified</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="47Start" title='Start' data-type='MachineBasicBlock::iterator' data-ref="47Start">Start</dfn> = <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// We are running before TwoAddressInstructions, and si_else's operands are</i></td></tr>
<tr><th id="266">266</th><td><i>  // tied. In order to correctly tie the registers, split this into a copy of</i></td></tr>
<tr><th id="267">267</th><td><i>  // the src like it does.</i></td></tr>
<tr><th id="268">268</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48CopyReg" title='CopyReg' data-type='unsigned int' data-ref="48CopyReg">CopyReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49CopyExec" title='CopyExec' data-type='llvm::MachineInstr *' data-ref="49CopyExec">CopyExec</dfn> =</td></tr>
<tr><th id="270">270</th><td>    BuildMI(MBB, Start, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), CopyReg)</td></tr>
<tr><th id="271">271</th><td>      .add(MI.getOperand(<var>1</var>)); <i>// Saved EXEC</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// This must be inserted before phis and any spill code inserted before the</i></td></tr>
<tr><th id="274">274</th><td><i>  // else.</i></td></tr>
<tr><th id="275">275</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="50SaveReg" title='SaveReg' data-type='unsigned int' data-ref="50SaveReg">SaveReg</dfn> = ExecModified ?</td></tr>
<tr><th id="276">276</th><td>    MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>) : DstReg;</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51OrSaveExec" title='OrSaveExec' data-type='llvm::MachineInstr *' data-ref="51OrSaveExec">OrSaveExec</dfn> =</td></tr>
<tr><th id="278">278</th><td>    BuildMI(MBB, Start, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>), SaveReg)</td></tr>
<tr><th id="279">279</th><td>    .addReg(CopyReg);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="52DestBB" title='DestBB' data-type='llvm::MachineBasicBlock *' data-ref="52DestBB">DestBB</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="53ElsePt" title='ElsePt' data-type='MachineBasicBlock::iterator' data-ref="53ElsePt">ElsePt</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col6 ref" href="#46ExecModified" title='ExecModified' data-ref="46ExecModified">ExecModified</a>) {</td></tr>
<tr><th id="286">286</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54And" title='And' data-type='llvm::MachineInstr *' data-ref="54And">And</dfn> =</td></tr>
<tr><th id="287">287</th><td>      BuildMI(MBB, ElsePt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>), DstReg)</td></tr>
<tr><th id="288">288</th><td>      .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="289">289</th><td>      .addReg(SaveReg);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>)</td></tr>
<tr><th id="292">292</th><td>      <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#54And" title='And' data-ref="54And">And</a></span>);</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="55Xor">Xor</dfn> =</td></tr>
<tr><th id="296">296</th><td>    BuildMI(MBB, ElsePt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="297">297</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="298">298</th><td>    .addReg(DstReg);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="56Branch">Branch</dfn> =</td></tr>
<tr><th id="301">301</th><td>    BuildMI(MBB, ElsePt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>))</td></tr>
<tr><th id="302">302</th><td>    .addMBB(DestBB);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>) {</td></tr>
<tr><th id="305">305</th><td>    <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="306">306</th><td>    <b>return</b>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a></span>);</td></tr>
<tr><th id="310">310</th><td>  <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#49CopyExec" title='CopyExec' data-ref="49CopyExec">CopyExec</a></span>);</td></tr>
<tr><th id="313">313</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#51OrSaveExec" title='OrSaveExec' data-ref="51OrSaveExec">OrSaveExec</a></span>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#55Xor" title='Xor' data-ref="55Xor">Xor</a></span>);</td></tr>
<tr><th id="316">316</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col6 ref" href="#56Branch" title='Branch' data-ref="56Branch">Branch</a></span>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <i>// src reg is tied to dst reg.</i></td></tr>
<tr><th id="319">319</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col5 ref" href="#45DstReg" title='DstReg' data-ref="45DstReg">DstReg</a>);</td></tr>
<tr><th id="320">320</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col5 ref" href="#45DstReg" title='DstReg' data-ref="45DstReg">DstReg</a>);</td></tr>
<tr><th id="321">321</th><td>  LIS-&gt;createAndComputeVirtRegInterval(CopyReg);</td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (ExecModified)</td></tr>
<tr><th id="323">323</th><td>    LIS-&gt;createAndComputeVirtRegInterval(SaveReg);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Let this be recomputed.</i></td></tr>
<tr><th id="326">326</th><td>  LIS-&gt;removeAllRegUnitsForPhysReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIfBreak' data-type='void (anonymous namespace)::SILowerControlFlow::emitIfBreak(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE">emitIfBreak</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="57MI">MI</dfn>) {</td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="58MBB">MBB</dfn> = *<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="331">331</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="59DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="59DL">DL</dfn> = <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="332">332</th><td>  <em>auto</em> <dfn class="local col0 decl" id="60Dst" title='Dst' data-type='unsigned int' data-ref="60Dst">Dst</dfn> = <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i>// Skip ANDing with exec if the break condition is already masked by exec</i></td></tr>
<tr><th id="335">335</th><td><i>  // because it is a V_CMP in the same basic block. (We know the break</i></td></tr>
<tr><th id="336">336</th><td><i>  // condition operand was an i1 in IR, so if it is a VALU instruction it must</i></td></tr>
<tr><th id="337">337</th><td><i>  // be one with a carry-out.)</i></td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="local col1 decl" id="61SkipAnding" title='SkipAnding' data-type='bool' data-ref="61SkipAnding">SkipAnding</dfn> = <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62Def" title='Def' data-type='llvm::MachineInstr *' data-ref="62Def"><a class="local col2 ref" href="#62Def" title='Def' data-ref="62Def">Def</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="341">341</th><td>      <a class="local col1 ref" href="#61SkipAnding" title='SkipAnding' data-ref="61SkipAnding">SkipAnding</a> = <a class="local col2 ref" href="#62Def" title='Def' data-ref="62Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</td></tr>
<tr><th id="342">342</th><td>          &amp;&amp; <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col2 ref" href="#62Def" title='Def' data-ref="62Def">Def</a>);</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i>// AND the break condition operand with exec, then OR that into the "loop</i></td></tr>
<tr><th id="347">347</th><td><i>  // exit" mask.</i></td></tr>
<tr><th id="348">348</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63And" title='And' data-type='llvm::MachineInstr *' data-ref="63And">And</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="64Or" title='Or' data-type='llvm::MachineInstr *' data-ref="64Or">Or</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61SkipAnding" title='SkipAnding' data-ref="61SkipAnding">SkipAnding</a>) {</td></tr>
<tr><th id="350">350</th><td>    And = BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>), Dst)</td></tr>
<tr><th id="351">351</th><td>             .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="352">352</th><td>             .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="353">353</th><td>    Or = BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>), Dst)</td></tr>
<tr><th id="354">354</th><td>             .addReg(Dst)</td></tr>
<tr><th id="355">355</th><td>             .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="356">356</th><td>  } <b>else</b></td></tr>
<tr><th id="357">357</th><td>    Or = BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>), Dst)</td></tr>
<tr><th id="358">358</th><td>             .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="359">359</th><td>             .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>) {</td></tr>
<tr><th id="362">362</th><td>    <b>if</b> (<a class="local col3 ref" href="#63And" title='And' data-ref="63And">And</a>)</td></tr>
<tr><th id="363">363</th><td>      <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#63And" title='And' data-ref="63And">And</a></span>);</td></tr>
<tr><th id="364">364</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#64Or" title='Or' data-ref="64Or">Or</a></span>);</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitLoop' data-type='void (anonymous namespace)::SILowerControlFlow::emitLoop(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE">emitLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI">MI</dfn>) {</td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB">MBB</dfn> = *<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="372">372</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="67DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="67DL">DL</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68AndN2" title='AndN2' data-type='llvm::MachineInstr *' data-ref="68AndN2">AndN2</dfn> =</td></tr>
<tr><th id="375">375</th><td>      BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64_term</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="376">376</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="377">377</th><td>          .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="69Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="69Branch">Branch</dfn> =</td></tr>
<tr><th id="380">380</th><td>      BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>))</td></tr>
<tr><th id="381">381</th><td>          .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>) {</td></tr>
<tr><th id="384">384</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#68AndN2" title='AndN2' data-ref="68AndN2">AndN2</a></span>);</td></tr>
<tr><th id="385">385</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#69Branch" title='Branch' data-ref="69Branch">Branch</a></span>);</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitEndCf' data-type='void (anonymous namespace)::SILowerControlFlow::emitEndCf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE">emitEndCf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="71MBB">MBB</dfn> = *<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="393">393</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="72DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="72DL">DL</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="73InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="73InsPt">InsPt</dfn> = <a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="396">396</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="74NewMI">NewMI</dfn> =</td></tr>
<tr><th id="397">397</th><td>      BuildMI(MBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="398">398</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="399">399</th><td>          .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>)</td></tr>
<tr><th id="402">402</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#74NewMI" title='NewMI' data-ref="74NewMI">NewMI</a></span>);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>)</td></tr>
<tr><th id="407">407</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col4 ref" href="#74NewMI" title='NewMI' data-ref="74NewMI">NewMI</a></span>);</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">// Returns replace operands for a logical operation, either single result</i></td></tr>
<tr><th id="411">411</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">// for exec or two operands if source was another equivalent operation.</i></td></tr>
<tr><th id="412">412</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-type='void (anonymous namespace)::SILowerControlFlow::findMaskOperands(llvm::MachineInstr &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Src) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76OpNo" title='OpNo' data-type='unsigned int' data-ref="76OpNo">OpNo</dfn>,</td></tr>
<tr><th id="413">413</th><td>       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="77Src" title='Src' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="77Src">Src</dfn>) <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="78Op">Op</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76OpNo" title='OpNo' data-ref="76OpNo">OpNo</a>);</td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (!<a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="416">416</th><td>    <a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src">Src</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op">Op</a>);</td></tr>
<tr><th id="417">417</th><td>    <b>return</b>;</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="79Def" title='Def' data-type='llvm::MachineInstr *' data-ref="79Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#78Op" title='Op' data-ref="78Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="421">421</th><td>  <b>if</b> (!<a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a> || <a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() ||</td></tr>
<tr><th id="422">422</th><td>      !(<a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>() || (<a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())))</td></tr>
<tr><th id="423">423</th><td>    <b>return</b>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// Make sure we do not modify exec between def and use.</i></td></tr>
<tr><th id="426">426</th><td><i>  // A copy with implcitly defined exec inserted earlier is an exclusion, it</i></td></tr>
<tr><th id="427">427</th><td><i>  // does not really modify exec.</i></td></tr>
<tr><th id="428">428</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="80I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="80I">I</dfn> = <a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="local col0 ref" href="#80I" title='I' data-ref="80I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#80I" title='I' data-ref="80I">I</a>)</td></tr>
<tr><th id="429">429</th><td>    <b>if</b> (I-&gt;modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, TRI) &amp;&amp;</td></tr>
<tr><th id="430">430</th><td>        !(I-&gt;isCopy() &amp;&amp; I-&gt;getOperand(<var>0</var>).getReg() != AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>))</td></tr>
<tr><th id="431">431</th><td>      <b>return</b>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="81SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="81SrcOp">SrcOp</dfn> : <a class="local col9 ref" href="#79Def" title='Def' data-ref="79Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>())</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (SrcOp.isReg() &amp;&amp; SrcOp.isUse() &amp;&amp;</td></tr>
<tr><th id="435">435</th><td>        (TargetRegisterInfo::isVirtualRegister(SrcOp.getReg()) ||</td></tr>
<tr><th id="436">436</th><td>        SrcOp.getReg() == AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>))</td></tr>
<tr><th id="437">437</th><td>      <a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src">Src</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#81SrcOp" title='SrcOp' data-ref="81SrcOp">SrcOp</a>);</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// Search and combine pairs of equivalent instructions, like</i></td></tr>
<tr><th id="441">441</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// S_AND_B64 x, (S_AND_B64 x, y) =&gt; S_AND_B64 x, y</i></td></tr>
<tr><th id="442">442</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// S_OR_B64  x, (S_OR_B64  x, y) =&gt; S_OR_B64  x, y</i></td></tr>
<tr><th id="443">443</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// One of the operands is exec mask.</i></td></tr>
<tr><th id="444">444</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::combineMasks' data-type='void (anonymous namespace)::SILowerControlFlow::combineMasks(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">combineMasks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>) {</td></tr>
<tr><th id="445">445</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumExplicitOperands() == 3) ? void (0) : __assert_fail (&quot;MI.getNumExplicitOperands() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp&quot;, 445, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>);</td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="83Ops" title='Ops' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="83Ops">Ops</dfn>;</td></tr>
<tr><th id="447">447</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84OpToReplace" title='OpToReplace' data-type='unsigned int' data-ref="84OpToReplace">OpToReplace</dfn> = <var>1</var>;</td></tr>
<tr><th id="448">448</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<span class='refarg'><a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a></span>, <var>1</var>, <span class='refarg'><a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a></span>);</td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) <a class="local col4 ref" href="#84OpToReplace" title='OpToReplace' data-ref="84OpToReplace">OpToReplace</a> = <var>2</var>; <i>// First operand can be exec or its copy</i></td></tr>
<tr><th id="450">450</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<span class='refarg'><a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a></span>, <var>2</var>, <span class='refarg'><a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a></span>);</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>3</var>) <b>return</b>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85UniqueOpndIdx" title='UniqueOpndIdx' data-type='unsigned int' data-ref="85UniqueOpndIdx">UniqueOpndIdx</dfn>;</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)) <a class="local col5 ref" href="#85UniqueOpndIdx" title='UniqueOpndIdx' data-ref="85UniqueOpndIdx">UniqueOpndIdx</a> = <var>2</var>;</td></tr>
<tr><th id="455">455</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)) <a class="local col5 ref" href="#85UniqueOpndIdx" title='UniqueOpndIdx' data-ref="85UniqueOpndIdx">UniqueOpndIdx</a> = <var>1</var>;</td></tr>
<tr><th id="456">456</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)) <a class="local col5 ref" href="#85UniqueOpndIdx" title='UniqueOpndIdx' data-ref="85UniqueOpndIdx">UniqueOpndIdx</a> = <var>1</var>;</td></tr>
<tr><th id="457">457</th><td>  <b>else</b> <b>return</b>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#84OpToReplace" title='OpToReplace' data-ref="84OpToReplace">OpToReplace</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="460">460</th><td>  <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#84OpToReplace" title='OpToReplace' data-ref="84OpToReplace">OpToReplace</a>);</td></tr>
<tr><th id="461">461</th><td>  <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col3 ref" href="#83Ops" title='Ops' data-ref="83Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#85UniqueOpndIdx" title='UniqueOpndIdx' data-ref="85UniqueOpndIdx">UniqueOpndIdx</a>]</a>);</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>))</td></tr>
<tr><th id="463">463</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow">SILowerControlFlow</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerControlFlow::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerControlFlow::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF">MF</dfn>) {</td></tr>
<tr><th id="467">467</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="88ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="88ST">ST</dfn> = <a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="468">468</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::TII">TII</a> = <a class="local col8 ref" href="#88ST" title='ST' data-ref="88ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="469">469</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i>// This doesn't actually need LiveIntervals, but we can preserve them.</i></td></tr>
<tr><th id="472">472</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS">LIS</a> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="473">473</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI">MRI</a> = &amp;<a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col9 decl" id="89NextBB" title='NextBB' data-type='MachineFunction::iterator' data-ref="89NextBB">NextBB</dfn>;</td></tr>
<tr><th id="476">476</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="90BI" title='BI' data-type='MachineFunction::iterator' data-ref="90BI">BI</dfn> = <a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col1 decl" id="91BE" title='BE' data-type='MachineFunction::iterator' data-ref="91BE">BE</dfn> = <a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="477">477</th><td>       <a class="local col0 ref" href="#90BI" title='BI' data-ref="90BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#91BE" title='BE' data-ref="91BE">BE</a>; <a class="local col0 ref" href="#90BI" title='BI' data-ref="90BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col9 ref" href="#89NextBB" title='NextBB' data-ref="89NextBB">NextBB</a>) {</td></tr>
<tr><th id="478">478</th><td>    <a class="local col9 ref" href="#89NextBB" title='NextBB' data-ref="89NextBB">NextBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#90BI" title='BI' data-ref="90BI">BI</a>);</td></tr>
<tr><th id="479">479</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#90BI" title='BI' data-ref="90BI">BI</a>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="93I" title='I' data-type='MachineBasicBlock::iterator' data-ref="93I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col4 decl" id="94Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="94Next">Next</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col5 decl" id="95Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="95Last">Last</dfn>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <b>for</b> (<a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col5 ref" href="#95Last" title='Last' data-ref="95Last">Last</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#94Next" title='Next' data-ref="94Next">Next</a>) {</td></tr>
<tr><th id="484">484</th><td>      <a class="local col4 ref" href="#94Next" title='Next' data-ref="94Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>);</td></tr>
<tr><th id="485">485</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="96MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>      <b>switch</b> (<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="488">488</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_IF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF</span>:</td></tr>
<tr><th id="489">489</th><td>        emitIf(MI);</td></tr>
<tr><th id="490">490</th><td>        <b>break</b>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_ELSE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_ELSE</span>:</td></tr>
<tr><th id="493">493</th><td>        emitElse(MI);</td></tr>
<tr><th id="494">494</th><td>        <b>break</b>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_IF_BREAK&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF_BREAK</span>:</td></tr>
<tr><th id="497">497</th><td>        emitIfBreak(MI);</td></tr>
<tr><th id="498">498</th><td>        <b>break</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_LOOP&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_LOOP</span>:</td></tr>
<tr><th id="501">501</th><td>        emitLoop(MI);</td></tr>
<tr><th id="502">502</th><td>        <b>break</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_END_CF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_END_CF</span>:</td></tr>
<tr><th id="505">505</th><td>        emitEndCf(MI);</td></tr>
<tr><th id="506">506</th><td>        <b>break</b>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>:</td></tr>
<tr><th id="509">509</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>:</td></tr>
<tr><th id="510">510</th><td>        <i>// Cleanup bit manipulations on exec mask</i></td></tr>
<tr><th id="511">511</th><td>        combineMasks(MI);</td></tr>
<tr><th id="512">512</th><td>        <a class="local col5 ref" href="#95Last" title='Last' data-ref="95Last">Last</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>;</td></tr>
<tr><th id="513">513</th><td>        <b>continue</b>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>      <b>default</b>:</td></tr>
<tr><th id="516">516</th><td>        <a class="local col5 ref" href="#95Last" title='Last' data-ref="95Last">Last</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>;</td></tr>
<tr><th id="517">517</th><td>        <b>continue</b>;</td></tr>
<tr><th id="518">518</th><td>      }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>      <i>// Replay newly inserted code to combine masks</i></td></tr>
<tr><th id="521">521</th><td>      <a class="local col4 ref" href="#94Next" title='Next' data-ref="94Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> (<a class="local col5 ref" href="#95Last" title='Last' data-ref="95Last">Last</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) ? <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() : <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95Last" title='Last' data-ref="95Last">Last</a>;</td></tr>
<tr><th id="522">522</th><td>    }</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
