Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 21:57:42 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               7 |            1 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | display/D_state_q0                |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_sclk_d1_out             | display/D_sclk_q_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_rgb_data_0_d            | reset_cond/Q[0]            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | display/D_rgb_data_1_d            | reset_cond/Q[0]            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                   | reset_cond/M_reset_cond_in |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                   |                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                   | reset_cond/Q[0]            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | display/D_pixel_idx_q[10]_i_1_n_0 | reset_cond/Q[0]            |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | butt_cond/led_OBUF[0]             | butt_cond/sync/clear       |                5 |             17 |         3.40 |
+----------------+-----------------------------------+----------------------------+------------------+----------------+--------------+


