Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 18:29:26 2024
| Host         : DESKTOP-T0BPI3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Microphone_timing_summary_routed.rpt -pb Microphone_timing_summary_routed.pb -rpx Microphone_timing_summary_routed.rpx -warn_on_violation
| Design       : Microphone
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m_clk_en_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 1.601ns (22.632%)  route 5.472ns (77.368%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          4.347     5.823    rst_IBUF
    SLICE_X88Y101        LUT6 (Prop_lut6_I5_O)        0.124     5.947 r  m_clk_en_i_1/O
                         net (fo=2, routed)           1.125     7.072    m_clk_en_i_1_n_0
    SLICE_X88Y110        FDRE                                         r  m_clk_en_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[1][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 1.601ns (23.330%)  route 5.260ns (76.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.626     6.103    rst_IBUF
    SLICE_X89Y107        LUT3 (Prop_lut3_I2_O)        0.124     6.227 r  sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.634     6.861    sample_counter[1][6]_i_1_n_0
    SLICE_X88Y107        FDRE                                         r  sample_counter_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sample_counter_reg[0][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 1.601ns (23.386%)  route 5.244ns (76.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=29, routed)          4.699     6.175    rst_IBUF
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.124     6.299 r  sample_counter[0][6]_i_1/O
                         net (fo=7, routed)           0.545     6.844    sample_counter[0][6]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  sample_counter_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            amplitude_valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 1.601ns (23.534%)  route 5.201ns (76.466%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=29, routed)          5.201     6.677    rst_IBUF
    SLICE_X86Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.801 r  amplitude_valid_i_1/O
                         net (fo=1, routed)           0.000     6.801    amplitude_valid_i_1_n_0
    SLICE_X86Y109        FDRE                                         r  amplitude_valid_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_clk_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE                         0.000     0.000 r  m_clk_en_reg/C
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_clk_en_reg/Q
                         net (fo=22, routed)          0.143     0.284    m_clk_en_OBUF
    SLICE_X87Y107        FDRE                                         r  counter_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_clk_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE                         0.000     0.000 r  m_clk_en_reg/C
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_clk_en_reg/Q
                         net (fo=22, routed)          0.143     0.284    m_clk_en_OBUF
    SLICE_X86Y107        FDRE                                         r  counter_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_clk_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE                         0.000     0.000 r  m_clk_en_reg/C
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_clk_en_reg/Q
                         net (fo=22, routed)          0.143     0.284    m_clk_en_OBUF
    SLICE_X86Y107        FDRE                                         r  counter_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_clk_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE                         0.000     0.000 r  m_clk_en_reg/C
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_clk_en_reg/Q
                         net (fo=22, routed)          0.143     0.284    m_clk_en_OBUF
    SLICE_X86Y107        FDRE                                         r  counter_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_clk_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE                         0.000     0.000 r  m_clk_en_reg/C
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_clk_en_reg/Q
                         net (fo=22, routed)          0.143     0.284    m_clk_en_OBUF
    SLICE_X86Y107        FDRE                                         r  counter_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE                         0.000     0.000 r  counter_reg[0][0]/C
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0][0]/Q
                         net (fo=6, routed)           0.109     0.250    counter_reg_n_0_[0][0]
    SLICE_X87Y110        LUT4 (Prop_lut4_I2_O)        0.045     0.295 r  counter[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    counter[2]
    SLICE_X87Y110        FDRE                                         r  counter_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE                         0.000     0.000 r  counter_reg[1][1]/C
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1][1]/Q
                         net (fo=7, routed)           0.110     0.251    counter_reg_n_0_[1][1]
    SLICE_X86Y107        LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  counter[1][4]_i_1/O
                         net (fo=1, routed)           0.000     0.296    counter[1][4]_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  counter_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE                         0.000     0.000 r  counter_reg[0][0]/C
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0][0]/Q
                         net (fo=6, routed)           0.109     0.250    counter_reg_n_0_[0][0]
    SLICE_X87Y110        LUT5 (Prop_lut5_I3_O)        0.048     0.298 r  counter[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    counter[3]
    SLICE_X87Y110        FDRE                                         r  counter_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE                         0.000     0.000 r  counter_reg[0][5]/C
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0][5]/Q
                         net (fo=4, routed)           0.123     0.264    counter_reg_n_0_[0][5]
    SLICE_X87Y109        LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  counter[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.309    counter[5]
    SLICE_X87Y109        FDRE                                         r  counter_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE                         0.000     0.000 r  counter_reg[0][1]/C
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0][1]/Q
                         net (fo=5, routed)           0.084     0.212    counter_reg_n_0_[0][1]
    SLICE_X87Y109        LUT6 (Prop_lut6_I5_O)        0.099     0.311 r  counter[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    counter[4]
    SLICE_X87Y109        FDRE                                         r  counter_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





