41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 136 44 0 \NUL
Valladares, Joshua
22 8 96 64 76 0 \NUL
jdvallad
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 316 452 0 \NUL
output is the hexadecimal number that
22 64 496 230 476 0 \NUL
the 4 input bits represent
22 448 472 795 452 0 \NUL
These 3 outputs correspond to 3 different truth tables
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 707 476 0 \NUL
with the inputs being the 4 in_ switches
22 272 742 761 722 0 \NUL
All 3 outputs represent the same truth table with inputs in_2, in_1, and in_0
22 272 768 584 748 0 \NUL
implemented using SOP, NOR and NAND gates 
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 40 224 270 204 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
22 8 64 136 44 0 \NUL
Valladares, Joshua
22 8 96 64 76 0 \NUL
jdvallad
22 85 33 405 13 0 \NUL
This page held temporary senders and receivers
38 3
22 8 32 48 12 0 \NUL
Lab 1
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
20 133 216 192 197 0
a_3
20 133 240 192 221 0
a_2
20 133 264 192 245 0
a_1
20 133 288 192 269 0
a_0
22 8 64 136 44 0 \NUL
Valladares, Joshua
22 8 96 64 76 0 \NUL
jdvallad
22 73 32 416 12 0 \NUL
This page maps 4 input bits to a hexadecimal output
22 150 62 251 42 0 \NUL
Used for Part A
1 88 278 134 278
1 88 254 134 254
1 88 230 134 230
1 88 206 134 206
38 4
22 8 32 48 12 0 \NUL
Lab 1
20 524 405 583 386 0
b_1
20 533 496 592 477 0
b_0
20 527 323 586 304 0
b_2
19 185 257 244 238 0
in_3
19 220 316 279 297 0
in_2
19 254 371 313 352 0
in_1
19 288 426 347 407 0
in_0
14 320 478 369 429
35 425 342 474 293 0 0
22 8 64 136 44 0 \NUL
Valladares, Joshua
22 8 96 64 76 0 \NUL
jdvallad
22 65 33 575 13 0 \NUL
This page maps 4 input bits to 3 unique outputs that correspond to truth tables
22 147 66 250 46 0 \NUL
Used for Part B
1 366 453 534 486
1 344 416 525 395
1 344 416 426 331
1 310 361 426 303
1 471 317 528 313
38 5
22 8 26 48 6 0 \NUL
Lab 1
20 620 509 679 490 0
c_0
19 38 789 97 770 0
in_0
19 40 687 99 668 0
in_2
19 36 734 95 715 0
in_1
3 190 756 239 707 1 0
5 116 800 165 751 0
5 115 753 164 704 0
5 116 702 165 653 0
19 40 629 99 610 0
in_0
19 52 525 111 506 0
in_2
19 48 572 107 553 0
in_1
3 209 592 258 543 1 0
5 128 540 177 491 0
19 47 449 106 430 0
in_0
19 49 347 108 328 0
in_2
19 45 394 104 375 0
in_1
3 210 409 259 360 1 0
5 126 409 175 360 0
19 49 289 108 270 0
in_0
19 61 185 120 166 0
in_2
19 57 232 116 213 0
in_1
3 217 247 266 198 1 0
5 125 305 174 256 0
4 463 414 512 365 2 0
22 8 58 136 38 0 \NUL
Valladares, Joshua
22 8 90 64 70 0 \NUL
jdvallad
22 70 26 605 6 0 \NUL
This page maps 4 inputs bits to one output bit using SOP to represent a truth table
22 146 59 248 39 0 \NUL
Used for Part C
1 94 779 117 775
1 162 775 191 745
1 92 724 116 728
1 161 728 191 731
1 96 677 117 677
1 162 677 191 717
1 108 515 129 515
1 174 515 210 553
1 104 562 210 567
1 96 619 210 581
1 101 384 127 384
1 172 384 211 384
1 113 222 218 222
1 103 439 211 398
1 105 337 211 370
1 105 279 126 280
1 171 280 218 236
1 117 175 218 208
1 263 222 464 375
1 256 384 464 384
1 255 567 464 394
1 236 731 464 403
1 509 389 621 499
38 6
20 688 448 747 429 0
c_1
19 20 789 79 770 0
in_0
19 22 687 81 668 0
in_2
19 18 734 77 715 0
in_1
3 386 698 435 649 1 1
19 22 629 81 610 0
in_0
19 34 525 93 506 0
in_2
19 30 572 89 553 0
in_1
3 385 564 434 515 1 1
19 29 449 88 430 0
in_0
19 31 347 90 328 0
in_2
19 27 394 86 375 0
in_1
3 349 412 398 363 1 1
19 31 289 90 270 0
in_0
19 43 185 102 166 0
in_2
19 39 232 98 213 0
in_1
3 386 214 435 165 1 1
3 554 390 603 341 2 1
3 114 306 163 257 0 1
3 105 412 154 363 0 1
3 108 541 157 492 0 1
3 99 701 148 652 0 1
3 92 751 141 702 0 1
3 105 800 154 751 0 1
22 9 27 49 7 0 \NUL
Lab 1
22 9 59 137 39 0 \NUL
Valladares, Joshua
22 9 91 65 71 0 \NUL
jdvallad
22 64 27 711 7 0 \NUL
This page maps 4 inputs bits to one output bit using SOP with NAND gates to represent a truth table
22 148 58 250 38 0 \NUL
Used for Part C
1 86 562 386 539
1 78 619 386 553
1 95 222 387 189
1 85 439 350 401
1 87 337 350 373
1 99 175 387 175
1 600 365 689 438
1 432 189 555 351
1 395 387 555 360
1 431 539 555 370
1 432 673 555 379
1 87 279 115 267
1 115 295 87 279
1 106 373 83 384
1 106 401 83 384
1 90 515 109 502
1 109 530 90 515
1 100 662 78 677
1 100 690 78 677
1 93 712 74 724
1 93 740 74 724
1 106 761 76 779
1 106 789 76 779
1 145 676 387 659
1 138 726 387 673
1 151 775 387 687
1 154 516 386 525
1 151 387 350 387
1 160 281 387 203
38 7
20 695 389 754 370 0
c_2
19 36 783 95 764 0
in_0
19 38 681 97 662 0
in_2
19 34 728 93 709 0
in_1
19 38 623 97 604 0
in_0
19 50 519 109 500 0
in_2
19 46 566 105 547 0
in_1
19 45 443 104 424 0
in_0
19 47 341 106 322 0
in_2
19 43 388 102 369 0
in_1
19 47 283 106 264 0
in_0
19 59 179 118 160 0
in_2
19 55 226 114 207 0
in_1
4 546 405 595 356 2 1
4 251 242 300 193 1 1
4 135 193 184 144 0 1
4 128 239 177 190 0 1
4 121 356 170 307 0 1
4 121 456 170 407 0 1
4 120 580 169 531 0 1
4 118 636 167 587 0 1
4 251 400 300 351 1 1
4 243 574 292 525 1 1
4 230 744 279 695 1 1
4 611 404 660 355 0 1
22 9 27 49 7 0 \NUL
Lab 1
22 9 59 137 39 0 \NUL
Valladares, Joshua
22 9 91 65 71 0 \NUL
jdvallad
22 64 27 703 7 0 \NUL
This page maps 4 inputs bits to one output bit using SOP with NOR gates to represent a truth table
22 146 58 248 38 0 \NUL
Used for Part C
1 115 169 136 154
1 115 169 136 182
1 111 216 129 200
1 111 216 129 228
1 103 331 122 317
1 103 331 122 345
1 101 433 122 417
1 101 433 122 445
1 102 556 121 541
1 102 556 121 569
1 94 613 119 597
1 94 613 119 625
1 94 671 231 705
1 90 718 231 719
1 92 773 231 733
1 164 611 244 563
1 166 555 244 549
1 106 509 244 535
1 167 431 252 389
1 99 378 252 375
1 167 331 252 361
1 103 273 252 231
1 174 214 252 217
1 181 168 252 203
1 297 217 547 366
1 297 375 547 375
1 289 549 547 385
1 276 719 547 394
1 592 380 612 365
1 592 380 612 393
1 657 379 696 379
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
