; MinZ generated code
; Generated: 2025-08-01 12:18:51


; Data section
    ORG $F000

.Users_alice_dev_minz_ts_examples_tsmc_loops_i:
    DW 0

; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.tsmc_loops.sum_array_tsmc
.Users_alice_dev_minz_ts_examples_tsmc_loops_sum_array_tsmc:
; TRUE SMC function with immediate anchors
    ; r4 = 0
    LD A, 0
    ; Register 4 already in A
    ; store , r4
    LD ($F006), HL
    ; r6 = 0
    LD A, 0
    LD C, A         ; Store to physical register C
    ; store , r6
    LD ($F00A), HL
    ; loop_1:
loop_1:
    ; r7 = load i
    LD HL, ($F00A)
count_immOP:
    LD HL, 0       ; count anchor (will be patched)
count_imm0 EQU count_immOP+1
    LD ($F010), HL    ; Virtual register 8 to memory
    ; r9 = r7 < r8
    LD D, H
    LD E, L
    LD HL, ($F010)    ; Virtual register 8 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L1
    LD HL, 0
    JP .L2
.L1:
    LD HL, 1
.L2:
    LD B, H
    LD C, L
    ; jump_if_not r9, end_loop_2
    LD A, C
    OR A
    JP Z, end_loop_2
    ; r10 = load sum
    LD HL, ($F006)
arr_immOP:
    LD HL, 0       ; arr anchor (will be patched)
arr_imm0 EQU arr_immOP+1
    PUSH HL           ; Save current HL
    EXX               ; Switch to shadow registers
    POP HL            ; Load into shadow HL
    EXX               ; Switch back to main registers
    ; r12 = *r11
    EXX               ; Switch to shadow registers
    PUSH HL           ; Save shadow HL
    EXX               ; Switch back to main registers
    POP HL            ; Load shadow HL into main HL
    LD A, (HL)
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; r13 = r10 + r12
    LD D, H
    LD E, L
    ADD HL, DE
    ; store sum, r13
    LD ($F006), HL
    LD HL, (arr_imm0)   ; Reuse from anchor
    ; Update TSMC reference arr
    ; Register 16 already in HL
    LD (arr_imm0), HL    ; Update TSMC reference immediate
    ; r17 = load i
    LD HL, ($F00A)
    ; r18 = 1
    LD A, 1
    LD L, A         ; Store to physical register L
    ; r19 = r17 + r18
    LD D, H
    LD E, L
    ADD HL, DE
    LD ($F026), HL    ; Virtual register 19 to memory
    ; store i, r19
    LD HL, ($F026)    ; Virtual register 19 from memory
    LD ($F00A), HL
    ; jump loop_1
    JP loop_1
    ; end_loop_2:
end_loop_2:
    ; r20 = load sum
    LD HL, ($F006)
    ; Register 20 already in HL
    ; return r20
    ; Register 20 already in HL
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.tsmc_loops.find_max_tsmc
.Users_alice_dev_minz_ts_examples_tsmc_loops_find_max_tsmc:
; TRUE SMC function with immediate anchors
count_immOP:
    LD HL, 0       ; count anchor (will be patched)
count_imm0 EQU count_immOP+1
    LD ($F006), HL    ; Virtual register 3 to memory
    ; r4 = 0
    LD A, 0
    EXX               ; Switch to shadow registers
    LD B', A         ; Store to shadow B'
    EXX               ; Switch back to main registers
    ; r5 = r3 == r4
    LD HL, ($F006)    ; Virtual register 3 from memory
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L3
    LD HL, 0
    JP .L4
.L3:
    LD HL, 1
.L4:
    ; jump_if_not r5, else_3
    EXX               ; Switch to shadow registers
    LD A, C'         ; From shadow C'
    EXX               ; Switch back to main registers
    OR A
    JP Z, else_3
    ; r6 = 0
    LD A, 0
    EXX               ; Switch to shadow registers
    LD D', A         ; Store to shadow D'
    EXX               ; Switch back to main registers
    ; return r6
    RET
    ; else_3:
else_3:
arr_immOP:
    LD HL, 0       ; arr anchor (will be patched)
arr_imm0 EQU arr_immOP+1
    ; r9 = *r8
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    ; store , r9
    LD A, L
    LD ($F00E), A
    LD HL, (arr_imm0)   ; Reuse from anchor
    LD ($F014), HL    ; Virtual register 10 to memory
    ; Update TSMC reference arr
    LD HL, ($F018)    ; Virtual register 12 from memory
    LD (arr_imm0), HL    ; Update TSMC reference immediate
    ; r14 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; store , r14
    LD ($F01A), HL
    ; loop_5:
loop_5:
    ; r15 = load i
    LD HL, ($F01A)
    ; Register 15 already in HL
    LD HL, (count_imm0)   ; Reuse from anchor
    LD ($F020), HL    ; Virtual register 16 to memory
    ; r17 = r15 < r16
    ; Register 15 already in HL
    LD D, H
    LD E, L
    LD HL, ($F020)    ; Virtual register 16 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L5
    LD HL, 0
    JP .L6
.L5:
    LD HL, 1
.L6:
    ; Register 17 already in HL
    ; jump_if_not r17, end_loop_6
    LD A, L
    OR A
    JP Z, end_loop_6
    LD HL, (arr_imm0)   ; Reuse from anchor
    LD ($F024), HL    ; Virtual register 18 to memory
    ; r19 = *r18
    LD HL, ($F024)    ; Virtual register 18 from memory
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r20 = load max
    LD A, ($F00E)
    LD L, A         ; Store to physical register L
    ; r21 = r19 > r20
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L8
    JP P, .L7
    LD HL, 0
    JP .L8
.L7:
    LD HL, 1
.L8:
    ; Register 21 already in HL
    ; jump_if_not r21, else_7
    LD A, L
    OR A
    JP Z, else_7
    LD HL, (arr_imm0)   ; Reuse from anchor
    ; r23 = *r22
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    ; store max, r23
    LD A, L
    LD ($F00E), A
    ; jump end_if_8
    JP end_if_8
    ; else_7:
else_7:
    ; end_if_8:
end_if_8:
    LD HL, (arr_imm0)   ; Reuse from anchor
    LD ($F030), HL    ; Virtual register 24 to memory
    ; Update TSMC reference arr
    ; Register 26 already in HL
    LD (arr_imm0), HL    ; Update TSMC reference immediate
    ; r27 = load i
    LD HL, ($F01A)
    ; r28 = 1
    LD A, 1
    LD L, A         ; Store to physical register L
    ; r29 = r27 + r28
    LD D, H
    LD E, L
    ADD HL, DE
    LD ($F03A), HL    ; Virtual register 29 to memory
    ; store i, r29
    LD HL, ($F03A)    ; Virtual register 29 from memory
    LD ($F01A), HL
    ; jump loop_5
    JP loop_5
    ; end_loop_6:
end_loop_6:
    ; r30 = load max
    LD A, ($F00E)
    LD L, A         ; Store to HL (low byte)
    ; return r30
    ; Register 30 already in HL
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.tsmc_loops.strcmp_tsmc
.Users_alice_dev_minz_ts_examples_tsmc_loops_strcmp_tsmc:
; TRUE SMC function with immediate anchors
    ; loop_9:
loop_9:
s1_immOP:
    LD HL, 0       ; s1 anchor (will be patched)
s1_imm0 EQU s1_immOP+1
    ; r4 = *r3
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    ; r5 = 0
    LD A, 0
    LD L, A         ; Store to physical register L
    LD HL, (s1_imm0)   ; Reuse from anchor
    ; r7 = *r6
    LD A, (HL)
    LD ($F00E), A     ; Virtual register 7 to memory
    ; r8 = &r7
    ; Address-of operation for register r7
    LD HL, $F00E  ; Variable address
    ; r9 = r5 & r8
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; Register 9 already in HL
    ; r10 = r4 != r9
    ; Register 4 already in HL
    LD D, H
    LD E, L
    ; Register 9 already in HL
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L9
    LD HL, 0
    JP .L10
.L9:
    LD HL, 1
.L10:
s2_immOP:
    LD HL, 0       ; s2 anchor (will be patched)
s2_imm0 EQU s2_immOP+1
    ; r12 = *r11
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r13 = r10 == r12
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L11
    LD HL, 0
    JP .L12
.L11:
    LD HL, 1
.L12:
    ; Register 13 already in HL
    ; jump_if_not r13, end_loop_10
    LD A, L
    OR A
    JP Z, end_loop_10
    LD HL, (s1_imm0)   ; Reuse from anchor
    LD ($F01C), HL    ; Virtual register 14 to memory
    ; Update TSMC reference s1
    ; Register 16 already in HL
    LD (s1_imm0), HL    ; Update TSMC reference immediate
    LD HL, (s2_imm0)   ; Reuse from anchor
    LD ($F022), HL    ; Virtual register 17 to memory
    ; Update TSMC reference s2
    LD (s2_imm0), HL    ; Update TSMC reference immediate
    ; jump loop_9
    JP loop_9
    ; end_loop_10:
end_loop_10:
    LD HL, (s1_imm0)   ; Reuse from anchor
    ; r21 = *r20
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    LD HL, (s2_imm0)   ; Reuse from anchor
    ; r23 = *r22
    LD A, (HL)
    LD ($F02E), A     ; Virtual register 23 to memory
    ; r24 = r21 < r23
    ; Register 21 already in HL
    LD D, H
    LD E, L
    LD HL, ($F02E)    ; Virtual register 23 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L13
    LD HL, 0
    JP .L14
.L13:
    LD HL, 1
.L14:
    ; jump_if_not r24, else_11
    LD A, L
    OR A
    JP Z, else_11
    ; Folded: 
    LD A, -1
    LD L, A         ; Store to HL (low byte)
    ; return r26
    ; Register 26 already in HL
    RET
    ; else_11:
else_11:
    LD HL, (s1_imm0)   ; Reuse from anchor
    ; r28 = *r27
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    LD HL, (s2_imm0)   ; Reuse from anchor
    ; r30 = *r29
    LD A, (HL)
    LD ($F03C), A     ; Virtual register 30 to memory
    ; r31 = r28 > r30
    ; Register 28 already in HL
    LD D, H
    LD E, L
    LD HL, ($F03C)    ; Virtual register 30 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L16
    JP P, .L15
    LD HL, 0
    JP .L16
.L15:
    LD HL, 1
.L16:
    ; jump_if_not r31, else_13
    LD A, L
    OR A
    JP Z, else_13
    ; r32 = 1
    LD A, 1
    LD L, A         ; Store to HL (low byte)
    ; return r32
    ; Register 32 already in HL
    RET
    ; else_13:
else_13:
    ; r33 = 0
    LD A, 0
    LD H, A         ; Store to physical register H
    ; return r33
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.tsmc_loops.count_char_tsmc
.Users_alice_dev_minz_ts_examples_tsmc_loops_count_char_tsmc:
; TRUE SMC function with immediate anchors
    ; r4 = 0
    LD A, 0
    LD L, A         ; Store to physical register L
    ; store , r4
    LD ($F006), HL
    ; loop_15:
loop_15:
str_immOP:
    LD HL, 0       ; str anchor (will be patched)
str_imm0 EQU str_immOP+1
    LD ($F00A), HL    ; Virtual register 5 to memory
    ; r6 = *r5
    LD HL, ($F00A)    ; Virtual register 5 from memory
    LD A, (HL)
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; r7 = 0
    LD A, 0
    EXX               ; Switch to shadow registers
    LD D', A         ; Store to shadow D'
    EXX               ; Switch back to main registers
    ; r8 = r6 != r7
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L17
    LD HL, 0
    JP .L18
.L17:
    LD HL, 1
.L18:
    ; jump_if_not r8, end_loop_16
    EXX               ; Switch to shadow registers
    LD A, E'         ; From shadow E'
    EXX               ; Switch back to main registers
    OR A
    JP Z, end_loop_16
    LD HL, (str_imm0)   ; Reuse from anchor
    PUSH HL           ; Save current HL
    EXX               ; Switch to shadow registers
    POP HL            ; Load into shadow HL
    EXX               ; Switch back to main registers
    ; r10 = *r9
    EXX               ; Switch to shadow registers
    PUSH HL           ; Save shadow HL
    EXX               ; Switch back to main registers
    POP HL            ; Load shadow HL into main HL
    LD A, (HL)
    LD H, A         ; Store to physical register H
ch_immOP:
    LD A, 0        ; ch anchor (will be patched)
ch_imm0 EQU ch_immOP+1
    LD H, A         ; Store to physical register H
    ; r12 = r10 == r11
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L19
    LD HL, 0
    JP .L20
.L19:
    LD HL, 1
.L20:
    LD ($F018), HL    ; Virtual register 12 to memory
    ; jump_if_not r12, else_17
    LD A, ($F018)     ; Virtual register 12 from memory
    OR A
    JP Z, else_17
    ; r13 = load count
    LD HL, ($F006)
    ; r14 = 1
    LD A, 1
    LD L, A         ; Store to HL (low byte)
    ; r15 = r13 + r14
    LD D, H
    LD E, L
    ; Register 14 already in HL
    ADD HL, DE
    LD ($F01E), HL    ; Virtual register 15 to memory
    ; store count, r15
    LD HL, ($F01E)    ; Virtual register 15 from memory
    LD ($F006), HL
    ; jump end_if_18
    JP end_if_18
    ; else_17:
else_17:
    ; end_if_18:
end_if_18:
    LD HL, (str_imm0)   ; Reuse from anchor
    ; Register 16 already in HL
    ; Update TSMC reference str
    LD (str_imm0), HL    ; Update TSMC reference immediate
    ; jump loop_15
    JP loop_15
    ; end_loop_16:
end_loop_16:
    ; r19 = load count
    LD HL, ($F006)
    ; return r19
    RET

; TRUE SMC PATCH-TABLE
; Format: DW anchor_addr, DB size, DB param_tag
PATCH_TABLE:
    DW arr_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_sum_array_tsmc_arr
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW count_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_sum_array_tsmc_count
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW arr_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_find_max_tsmc_arr
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW count_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_find_max_tsmc_count
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW s1_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_strcmp_tsmc_s1
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW s2_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_strcmp_tsmc_s2
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW str_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_count_char_tsmc_str
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW ch_imm0           ; .Users_alice_dev_minz_ts_examples_tsmc_loops_count_char_tsmc_ch
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW 0              ; End of table
PATCH_TABLE_END:

; Runtime print helper functions
print_string:
    LD A, (HL)
    OR A               ; Check for null terminator
    RET Z              ; Return if null
    RST 16             ; Print character
    INC HL             ; Next character
    JR print_string

print_u8_decimal:
    LD H, 0            ; HL = A (zero extend)
    LD L, A
    CALL print_u16_decimal
    RET

print_u16_decimal:
    LD BC, -10000
    LD DE, -1000
    CALL print_digit
    LD BC, -1000
    LD DE, -100
    CALL print_digit
    LD BC, -100
    LD DE, -10
    CALL print_digit
    LD BC, -10
    LD DE, -1
    CALL print_digit
    LD A, L
    ADD A, '0'         ; Convert to ASCII
    RST 16             ; Print last digit
    RET

print_digit:
    LD A, '0'-1
print_digit_loop:
    INC A
    ADD HL, BC         ; Subtract power of 10
    JR C, print_digit_loop
    ADD HL, DE         ; Add back one power of 10
    RST 16             ; Print digit
    RET

print_i8_decimal:
    BIT 7, A           ; Check sign bit
    JR Z, print_u8_decimal
    PUSH AF
    LD A, '-'          ; Print minus sign
    RST 16
    POP AF
    NEG                ; Make positive
    JR print_u8_decimal

print_i16_decimal:
    BIT 7, H           ; Check sign bit
    JR Z, print_u16_decimal
    PUSH HL
    LD A, '-'          ; Print minus sign
    RST 16
    POP HL
    LD A, H            ; Negate HL
    CPL
    LD H, A
    LD A, L
    CPL
    LD L, A
    INC HL
    JR print_u16_decimal

print_bool:
    OR A               ; Test if A is zero
    JR NZ, print_true
    LD HL, bool_false_str
    JR print_string
print_true:
    LD HL, bool_true_str
    JR print_string

bool_true_str:
    DB "true", 0
bool_false_str:
    DB "false", 0


    END main
