<profile>

<section name = "Vitis HLS Report for 'scoring_product_Pipeline_VITIS_LOOP_15_1'" level="0">
<item name = "Date">Wed Mar 27 18:58:10 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_scoring</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.342 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, ?, 49.995 ns, ?, 15, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1">13, ?, 14, 7, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 233, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_116_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln15_fu_110_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add5_i_fu_54">9, 2, 32, 64</column>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add5_i_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 31, 62</column>
<column name="i_fu_50">9, 2, 31, 62</column>
<column name="in1_stream_blk_n">9, 2, 1, 2</column>
<column name="in2_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add5_i_fu_54">32, 0, 32, 0</column>
<column name="add_i_reg_200">32, 0, 32, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_165">31, 0, 31, 0</column>
<column name="i_fu_50">31, 0, 31, 0</column>
<column name="icmp_ln15_reg_161">1, 0, 1, 0</column>
<column name="in1_stream_read_reg_170">32, 0, 32, 0</column>
<column name="in2_stream_read_reg_175">32, 0, 32, 0</column>
<column name="mul_i_reg_190">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_90_p_din0">out, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_90_p_din1">out, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_90_p_opcode">out, 2, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_90_p_dout0">in, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_90_p_ce">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_94_p_din0">out, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_94_p_din1">out, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_94_p_dout0">in, 32, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="grp_fu_94_p_ce">out, 1, ap_ctrl_hs, scoring_product_Pipeline_VITIS_LOOP_15_1, return value</column>
<column name="result_load">in, 32, ap_none, result_load, scalar</column>
<column name="size">in, 31, ap_none, size, scalar</column>
<column name="add5_i_out">out, 32, ap_vld, add5_i_out, pointer</column>
<column name="add5_i_out_ap_vld">out, 1, ap_vld, add5_i_out, pointer</column>
<column name="in1_stream_dout">in, 32, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_num_data_valid">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_fifo_cap">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_empty_n">in, 1, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_read">out, 1, ap_fifo, in1_stream, pointer</column>
<column name="in2_stream_dout">in, 32, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_num_data_valid">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_fifo_cap">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_empty_n">in, 1, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_read">out, 1, ap_fifo, in2_stream, pointer</column>
</table>
</item>
</section>
</profile>
