{"vcs1":{"timestamp_begin":1729357336.578666788, "rt":1.83, "ut":0.26, "st":0.23}}
{"vcselab":{"timestamp_begin":1729357338.483685719, "rt":1.60, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1729357340.166296973, "rt":0.40, "ut":0.17, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729357335.993042001}
{"VCS_COMP_START_TIME": 1729357335.993042001}
{"VCS_COMP_END_TIME": 1729357341.951754172}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330088}}
{"stitch_vcselab": {"peak_mem": 215164}}
