// Seed: 2495809681
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  logic id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri0  id_5,
    output logic id_6
);
  tri0 id_8 = 1;
  always @(posedge id_0)
    for (id_6 = 1; id_0; id_6 = 1) begin
      id_6 <= id_2;
    end
  module_0(
      id_8, id_8, id_8
  );
endmodule
