

================================================================
== Vitis HLS Report for 'extendKey_Pipeline_extendKey_label0'
================================================================
* Date:           Fri Jun 17 13:14:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.825 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      242|      242|  9.680 us|  9.680 us|  242|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extendKey_label0  |      240|      240|         6|          6|          1|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 9 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 10 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 4, i6 %i_4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i6 %i_4"   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln159 = icmp_eq  i6 %i, i6 44" [src/aes.cpp:159]   --->   Operation 16 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %.split6, void %.exitStub" [src/aes.cpp:159]   --->   Operation 18 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_117 = trunc i6 %i"   --->   Operation 19 'trunc' 'empty_117' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln160 = icmp_eq  i2 %empty_117, i2 0" [src/aes.cpp:160]   --->   Operation 20 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln164 = add i6 %i, i6 60" [src/aes.cpp:164]   --->   Operation 21 'add' 'add_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i6 %add_ln164" [src/aes.cpp:164]   --->   Operation 22 'zext' 'zext_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln164" [src/aes.cpp:164]   --->   Operation 23 'getelementptr' 'w_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln164_1 = add i6 %i, i6 63" [src/aes.cpp:164]   --->   Operation 24 'add' 'add_ln164_1' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i6 %add_ln164_1" [src/aes.cpp:164]   --->   Operation 25 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i32 %w, i64 0, i64 %zext_ln164_1" [src/aes.cpp:164]   --->   Operation 26 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:164]   --->   Operation 27 'load' 'w_load' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 28 [2/2] (1.23ns)   --->   "%w_load_1 = load i6 %w_addr_1" [src/aes.cpp:164]   --->   Operation 28 'load' 'w_load_1' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [src/aes.cpp:162]   --->   Operation 29 'load' 'j_2_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i32 %j_2_load" [src/aes.cpp:148]   --->   Operation 30 'zext' 'zext_ln148' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr i32 %Rcon, i64 0, i64 %zext_ln148" [src/aes.cpp:148]   --->   Operation 31 'getelementptr' 'Rcon_addr' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%Rcon_load = load i4 %Rcon_addr" [src/aes.cpp:148]   --->   Operation 32 'load' 'Rcon_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%j = add i32 %j_2_load, i32 1" [src/aes.cpp:162]   --->   Operation 33 'add' 'j' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln163 = store i32 %j, i32 %j_2" [src/aes.cpp:163]   --->   Operation 34 'store' 'store_ln163' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.82>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_4_cast44 = zext i6 %i"   --->   Operation 35 'zext' 'i_4_cast44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [src/aes.cpp:154]   --->   Operation 36 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr i32 %w, i64 0, i64 %i_4_cast44" [src/aes.cpp:164]   --->   Operation 37 'getelementptr' 'w_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:164]   --->   Operation 38 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%w_load_1 = load i6 %w_addr_1" [src/aes.cpp:164]   --->   Operation 39 'load' 'w_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void, void %.split.0" [src/aes.cpp:160]   --->   Operation 40 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.35ns)   --->   "%xor_ln164 = xor i32 %w_load_1, i32 %w_load" [src/aes.cpp:164]   --->   Operation 41 'xor' 'xor_ln164' <Predicate = (!icmp_ln160)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln164 = store i32 %xor_ln164, i6 %w_addr_2" [src/aes.cpp:164]   --->   Operation 42 'store' 'store_ln164' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 24, i32 27" [src/aes.cpp:95]   --->   Operation 44 'partselect' 'lshr_ln' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 16, i32 19" [src/aes.cpp:97]   --->   Operation 45 'partselect' 'lshr_ln1' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 8, i32 11" [src/aes.cpp:99]   --->   Operation 46 'partselect' 'lshr_ln2' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 20, i32 23" [src/aes.cpp:57]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %tmp_s" [src/aes.cpp:57]   --->   Operation 48 'zext' 'zext_ln57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i16.i4, i8 0, i16 %zext_ln57, i4 %lshr_ln1" [src/aes.cpp:57]   --->   Operation 49 'bitconcatenate' 'tmp_56' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i28 %tmp_56" [src/aes.cpp:57]   --->   Operation 50 'zext' 'zext_ln57_1' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%S29_addr = getelementptr i8 %S29, i64 0, i64 %zext_ln57_1" [src/aes.cpp:57]   --->   Operation 51 'getelementptr' 'S29_addr' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.23ns)   --->   "%S29_load = load i8 %S29_addr" [src/aes.cpp:57]   --->   Operation 52 'load' 'S29_load' <Predicate = (icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 12, i32 15" [src/aes.cpp:57]   --->   Operation 53 'partselect' 'tmp_57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %w_load_1" [src/aes.cpp:57]   --->   Operation 54 'trunc' 'trunc_ln57' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %w_load_1, i32 28, i32 31" [src/aes.cpp:57]   --->   Operation 55 'partselect' 'tmp_59' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.67ns)   --->   "%Rcon_load = load i4 %Rcon_addr" [src/aes.cpp:148]   --->   Operation 56 'load' 'Rcon_load' <Predicate = (icmp_ln160)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%S29_load = load i8 %S29_addr" [src/aes.cpp:57]   --->   Operation 57 'load' 'S29_load' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i4 %tmp_57" [src/aes.cpp:57]   --->   Operation 58 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i8.i4, i8 0, i8 %zext_ln57_2, i4 %lshr_ln2" [src/aes.cpp:57]   --->   Operation 59 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i20 %tmp_58" [src/aes.cpp:57]   --->   Operation 60 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%S29_addr_1 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_3" [src/aes.cpp:57]   --->   Operation 61 'getelementptr' 'S29_addr_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.23ns)   --->   "%S29_load_1 = load i8 %S29_addr_1" [src/aes.cpp:57]   --->   Operation 62 'load' 'S29_load_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 63 [1/2] (1.23ns)   --->   "%S29_load_1 = load i8 %S29_addr_1" [src/aes.cpp:57]   --->   Operation 63 'load' 'S29_load_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %trunc_ln57" [src/aes.cpp:57]   --->   Operation 64 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%S29_addr_2 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_4" [src/aes.cpp:57]   --->   Operation 65 'getelementptr' 'S29_addr_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (1.23ns)   --->   "%S29_load_2 = load i8 %S29_addr_2" [src/aes.cpp:57]   --->   Operation 66 'load' 'S29_load_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 67 [1/2] (1.23ns)   --->   "%S29_load_2 = load i8 %S29_addr_2" [src/aes.cpp:57]   --->   Operation 67 'load' 'S29_load_2' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i4 %tmp_59" [src/aes.cpp:57]   --->   Operation 68 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i8.i24.i4, i8 0, i24 %zext_ln57_5, i4 %lshr_ln" [src/aes.cpp:57]   --->   Operation 69 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i36 %tmp_60" [src/aes.cpp:57]   --->   Operation 70 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%S29_addr_3 = getelementptr i8 %S29, i64 0, i64 %zext_ln57_6" [src/aes.cpp:57]   --->   Operation 71 'getelementptr' 'S29_addr_3' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.23ns)   --->   "%four = load i8 %S29_addr_3" [src/aes.cpp:57]   --->   Operation 72 'load' 'four' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 2.82>
ST_7 : Operation 73 [1/2] (1.23ns)   --->   "%four = load i8 %S29_addr_3" [src/aes.cpp:57]   --->   Operation 73 'load' 'four' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S29_load, i8 %S29_load_1, i8 %S29_load_2, i8 %four" [src/aes.cpp:126]   --->   Operation 74 'bitconcatenate' 'result_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%xor_ln161_1 = xor i32 %result_1, i32 %Rcon_load" [src/aes.cpp:161]   --->   Operation 75 'xor' 'xor_ln161_1' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln161 = xor i32 %xor_ln161_1, i32 %w_load" [src/aes.cpp:161]   --->   Operation 76 'xor' 'xor_ln161' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln161 = store i32 %xor_ln161, i6 %w_addr_2" [src/aes.cpp:161]   --->   Operation 77 'store' 'store_ln161' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln163 = br void" [src/aes.cpp:163]   --->   Operation 78 'br' 'br_ln163' <Predicate = (!icmp_ln159 & icmp_ln160)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.78ns)   --->   "%add_ln159 = add i6 %i, i6 1" [src/aes.cpp:159]   --->   Operation 79 'add' 'add_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln159 = store i6 %add_ln159, i6 %i_4" [src/aes.cpp:159]   --->   Operation 80 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('round') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'round' [6]  (0.427 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln164', src/aes.cpp:164) [20]  (0.781 ns)
	'getelementptr' operation ('w_addr', src/aes.cpp:164) [22]  (0 ns)
	'load' operation ('w_load', src/aes.cpp:164) on array 'w' [27]  (1.24 ns)

 <State 3>: 2.83ns
The critical path consists of the following:
	'load' operation ('w_load', src/aes.cpp:164) on array 'w' [27]  (1.24 ns)
	'xor' operation ('xor_ln164', src/aes.cpp:164) [31]  (0.351 ns)
	'store' operation ('store_ln164', src/aes.cpp:164) of variable 'xor_ln164', src/aes.cpp:164 on array 'w' [32]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('S29_load', src/aes.cpp:57) on array 'S29' [44]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('S29_load_1', src/aes.cpp:57) on array 'S29' [50]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'load' operation ('S29_load_2', src/aes.cpp:57) on array 'S29' [54]  (1.24 ns)

 <State 7>: 2.83ns
The critical path consists of the following:
	'load' operation ('four', src/aes.cpp:57) on array 'S29' [60]  (1.24 ns)
	'xor' operation ('xor_ln161_1', src/aes.cpp:161) [65]  (0 ns)
	'xor' operation ('xor_ln161', src/aes.cpp:161) [66]  (0.351 ns)
	'store' operation ('store_ln161', src/aes.cpp:161) of variable 'xor_ln161', src/aes.cpp:161 on array 'w' [67]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
