
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    selina.ece.northwestern.edu
Date:        Mon Mar  4 14:44:34 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srr"
Running: rev_3 in foreground

Running FIR_CMPLX|rev_3

Running Flow: compile (Compile) on FIR_CMPLX|rev_3
# Mon Mar  4 14:44:59 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_3
# Mon Mar  4 14:44:59 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_3
# Mon Mar  4 14:44:59 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srs

compiler completed
# Mon Mar  4 14:45:03 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on FIR_CMPLX|rev_3
# Mon Mar  4 14:45:03 2024

multi_srs_gen completed
# Mon Mar  4 14:45:03 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srs
Complete: Compile Process on FIR_CMPLX|rev_3

Running: premap (Premap) on FIR_CMPLX|rev_3
# Mon Mar  4 14:45:03 2024

premap completed with warnings
# Mon Mar  4 14:45:04 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on FIR_CMPLX|rev_3

Running Flow: map (Map) on FIR_CMPLX|rev_3
# Mon Mar  4 14:45:04 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIR_CMPLX|rev_3
# Mon Mar  4 14:45:04 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srm
fpga_mapper exited with errors
Job failed on: FIR_CMPLX|rev_3

Job: "fpga_mapper" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synlog/FIR_CMPLX_fpga_mapper.srr"
# Mon Mar  4 14:45:20 2024

Return Code: 2
Run Time:00h:00m:16s
Complete: Map on FIR_CMPLX|rev_3
Complete: Logic Synthesis on FIR_CMPLX|rev_3
2Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/backup/FIR_CMPLX.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srr"
Running: rev_3 in foreground

Running FIR_CMPLX|rev_3

Running Flow: compile (Compile) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:19 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:19 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:19 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srs

compiler completed
# Mon Mar  4 14:46:23 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:23 2024

multi_srs_gen completed
# Mon Mar  4 14:46:23 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srs
Complete: Compile Process on FIR_CMPLX|rev_3

Running: premap (Premap) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:23 2024

premap completed with warnings
# Mon Mar  4 14:46:23 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on FIR_CMPLX|rev_3

Running Flow: map (Map) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:23 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIR_CMPLX|rev_3
# Mon Mar  4 14:46:23 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/FIR_CMPLX_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/FIR_CMPLX.srm
fpga_mapper exited with errors
Job failed on: FIR_CMPLX|rev_3

Job: "fpga_mapper" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synlog/FIR_CMPLX_fpga_mapper.srr"
# Mon Mar  4 14:46:28 2024

Return Code: 2
Run Time:00h:00m:05s
Complete: Map on FIR_CMPLX|rev_3
Complete: Logic Synthesis on FIR_CMPLX|rev_3
2exit status=2
License checkin: synplifypremierdp
