

================================================================
== Vitis HLS Report for 'fir_hls'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.742 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.640 us|  0.640 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fir_hls_Pipeline_1_fu_66                |fir_hls_Pipeline_1                |       10|       10|  80.000 ns|  80.000 ns|   10|   10|       no|
        |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77  |fir_hls_Pipeline_VITIS_LOOP_12_1  |       66|       66|   0.528 us|   0.528 us|   66|   66|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       4|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     -|      285|     652|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      10|    -|
|Register         |        -|     -|      214|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      499|     666|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                     |        0|   0|   36|   40|    0|
    |grp_fir_hls_Pipeline_1_fu_66                |fir_hls_Pipeline_1                |        0|   0|    6|   20|    0|
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77  |fir_hls_Pipeline_VITIS_LOOP_12_1  |        0|   0|  243|  592|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        0|   0|  285|  652|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                               |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|   4|           2|           2|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   6|          6|    1|          6|
    |ap_done                        |   2|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   2|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  10|         10|    3|         10|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                             |   1|   0|    1|          0|
    |ap_rst_reg_1                                             |   1|   0|    1|          0|
    |ap_rst_reg_2                                             |   1|   0|    1|          0|
    |grp_fir_hls_Pipeline_1_fu_66_ap_start_reg                |   1|   0|    1|          0|
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |shift_reg_1_loc_fu_42                                    |  29|   0|   29|          0|
    |shift_reg_2_loc_fu_46                                    |  29|   0|   29|          0|
    |shift_reg_3_loc_fu_50                                    |  29|   0|   29|          0|
    |shift_reg_4_loc_fu_54                                    |  29|   0|   29|          0|
    |shift_reg_5_loc_fu_58                                    |  29|   0|   29|          0|
    |shift_reg_6_loc_fu_62                                    |  29|   0|   29|          0|
    |shift_reg_loc_fu_38                                      |  29|   0|   29|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 214|   0|  214|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|       fir_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|       fir_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|       fir_hls|  return value|
|in_stream_TDATA        |   in|   32|           axis|     in_stream|       pointer|
|in_stream_TVALID       |   in|    1|           axis|     in_stream|       pointer|
|in_stream_TREADY       |  out|    1|           axis|     in_stream|       pointer|
|out_stream_TDATA       |  out|   32|           axis|    out_stream|       pointer|
|out_stream_TVALID      |  out|    1|           axis|    out_stream|       pointer|
|out_stream_TREADY      |   in|    1|           axis|    out_stream|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

