$date
	Mon Jun  2 18:46:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_level $end
$var reg 1 ! clk $end
$upscope $end
$scope module top_level $end
$var reg 3 " cnt [2:0] $end
$upscope $end
$scope module top_level $end
$var reg 1 # red $end
$upscope $end
$scope module top_level $end
$var reg 1 $ yellow $end
$upscope $end
$scope module top_level $end
$var reg 1 % green $end
$upscope $end
$scope module top_level $end
$var wire 1 & red2 $end
$upscope $end
$scope module top_level $end
$var wire 1 ' yellow2 $end
$upscope $end
$scope module top_level $end
$var wire 1 ( green2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
x'
x&
0%
1$
1#
b0 "
1!
$end
#1
0!
#2
1%
0$
0#
0'
0&
x(
b1 "
1!
#3
0!
#4
0'
b10 "
1!
#5
0!
#6
0%
1$
x'
0(
b11 "
1!
#7
0!
#8
b100 "
1!
#9
0!
#10
0$
1#
0'
x&
b101 "
1!
#11
0!
#12
b110 "
1!
#13
0!
#14
b111 "
1!
#15
0!
#16
1$
x'
x&
b0 "
1!
#17
0!
#18
1%
0$
0#
0'
0&
x(
b1 "
1!
#19
0!
#20
0'
b10 "
1!
#21
0!
#22
0%
1$
x'
0(
b11 "
1!
#23
0!
#24
b100 "
1!
#25
0!
#26
0$
1#
0'
x&
b101 "
1!
#27
0!
#28
b110 "
1!
#29
0!
#30
b111 "
1!
#31
0!
#32
1$
x'
x&
b0 "
1!
#33
0!
#34
1%
0$
0#
0'
0&
x(
b1 "
1!
#35
0!
#36
0'
b10 "
1!
#37
0!
#38
0%
1$
x'
0(
b11 "
1!
#39
0!
#40
b100 "
1!
