Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov  1 07:37:05 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab-caravel_fir/project_1/project_1.runs/synth_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (60)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.261        0.000                      0                 1020        6.250        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.261        0.000                      0                 1020        6.250        0.000                       0                   446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.634ns  (logic 9.575ns (70.227%)  route 4.059ns (29.773%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_1/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_1/mult_result_carry__0_n_0
                                                                      r  fir_1/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_1/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_1/mult_result__3[27]
                                                                      r  fir_1/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_1/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_1/accumulated_result[24]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.091 r  fir_1/accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.091    fir_1/accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[29]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.628ns  (logic 9.569ns (70.214%)  route 4.059ns (29.786%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_1/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_1/mult_result_carry__0_n_0
                                                                      r  fir_1/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_1/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_1/mult_result__3[27]
                                                                      r  fir_1/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_1/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_1/accumulated_result[24]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.085 r  fir_1/accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.085    fir_1/accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[31]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.553ns  (logic 9.494ns (70.049%)  route 4.059ns (29.951%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_1/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_1/mult_result_carry__0_n_0
                                                                      r  fir_1/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_1/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_1/mult_result__3[27]
                                                                      r  fir_1/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_1/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_1/accumulated_result[24]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.010 r  fir_1/accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    16.010    fir_1/accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  fir_1/accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[30]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.529ns  (logic 9.470ns (69.996%)  route 4.059ns (30.004%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_1/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_1/mult_result_carry__0_n_0
                                                                      r  fir_1/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_1/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_1/mult_result__3[27]
                                                                      r  fir_1/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_1/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_1/accumulated_result[24]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.986 r  fir_1/accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.986    fir_1/accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  fir_1/accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 9.458ns (69.969%)  route 4.059ns (30.031%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_1/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_1/mult_result__3[23]
                                                                      r  fir_1/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_1/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_1/accumulated_result[20]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.974 r  fir_1/accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.974    fir_1/accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[25]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 9.452ns (69.956%)  route 4.059ns (30.044%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_1/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_1/mult_result__3[23]
                                                                      r  fir_1/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_1/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_1/accumulated_result[20]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.968 r  fir_1/accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.968    fir_1/accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[27]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 9.377ns (69.788%)  route 4.059ns (30.212%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_1/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_1/mult_result__3[23]
                                                                      r  fir_1/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_1/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_1/accumulated_result[20]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.893 r  fir_1/accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.893    fir_1/accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  fir_1/accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[26]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 9.353ns (69.734%)  route 4.059ns (30.266%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_1/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_1/mult_result_carry_n_0
                                                                      r  fir_1/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_1/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_1/mult_result__3[23]
                                                                      r  fir_1/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_1/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_1/accumulated_result[20]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.869 r  fir_1/accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.869    fir_1/accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  fir_1/accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[24]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.120ns  (logic 9.267ns (70.630%)  route 3.853ns (29.370%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.047 r  fir_1/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.432    14.479    fir_1/mult_result__3[19]
                                                                      r  fir_1/accumulated_result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    14.811 r  fir_1/accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.811    fir_1/accumulated_result[16]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.240 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.240    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.577 r  fir_1/accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.577    fir_1/accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[21]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[21]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 fir_1/data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_1/accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 9.261ns (70.617%)  route 3.853ns (29.383%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_1/data_length_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_1/data_length[1]
                                                                      f  fir_1/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_1/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_1/mult11_carry_i_4_n_0
                                                                      r  fir_1/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_1/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_1/mult11_carry_n_0
                                                                      r  fir_1/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_1/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_1/mult11_carry__0_n_0
                                                                      r  fir_1/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_1/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_1/mult11_carry__1_n_0
                                                                      r  fir_1/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_1/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_1/mult11
                                                                      f  fir_1/RAM_reg_0_15_16_16_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.071 r  fir_1/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_1/wdi[16]
                                                                      r  fir_1/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_1/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_1/mult_result__0_n_106
                                                                      r  fir_1/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_1/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_1/mult_result__1_n_105
                                                                      r  fir_1/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_1/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_1/mult_result_carry_i_3_n_0
                                                                      r  fir_1/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.047 r  fir_1/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.432    14.479    fir_1/mult_result__3[19]
                                                                      r  fir_1/accumulated_result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    14.811 r  fir_1/accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.811    fir_1/accumulated_result[16]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.240 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.240    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.571 r  fir_1/accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.571    fir_1/accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_1/accumulated_result_reg[23]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                  1.781    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               w_bto_userbram_u/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424               w_bto_userbram_u/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.000      12.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.120ns (54.308%)  route 3.466ns (45.692%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      f  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      f  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      f  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 r  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.516     3.463    fir_1/current_state[1]_i_3_n_0
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.587 r  fir_1/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.036    w_bto_userbram_u/wbs_ack_o_0
                                                                      r  w_bto_userbram_u/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     4.152 r  w_bto_userbram_u/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.952    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.587 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.587    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.978ns (53.038%)  route 3.522ns (46.962%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[14]
                                                                      f  fir_1/axilite_write_addr[10]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/axilite_write_addr[10]_i_2/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1_n_100
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.969 f  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.942    fir_1/wbs_dat_o[0]
                                                                      f  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.866    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.501 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.501    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_1/axilite_out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 3.647ns (53.457%)  route 3.176ns (46.543%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_out_valid_reg/Q
                         net (fo=5, unplaced)         0.993     3.927    fir_1/rvalid
                                                                      r  fir_1/configuration[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.222 r  fir_1/configuration[31]_i_4/O
                         net (fo=6, unplaced)         0.934     5.156    fir_1/configuration[31]_i_4_n_0
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.280 r  fir_1/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.729    w_bto_userbram_u/wbs_ack_o_0
                                                                      r  w_bto_userbram_u/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.845 r  w_bto_userbram_u/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.645    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.280 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.280    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.655ns (59.650%)  route 2.473ns (40.350%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/current_state_reg[1]/Q
                         net (fo=11, unplaced)        0.787     3.721    fir_1/current_state[1]
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.016 r  fir_1/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=3, unplaced)         0.437     4.453    fir_1/wbs_ack_o_OBUF_inst_i_6_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[3]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.577 r  fir_1/wbs_dat_o_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.026    fir_1/wbs_dat_o_OBUF[3]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.150 r  fir_1/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.950    wbs_dat_o_OBUF[3]
                                                                      r  wbs_dat_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.585 r  wbs_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.585    wbs_dat_o[3]
                                                                      r  wbs_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[0]
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[10]
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[10]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[11]
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[11]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[12]
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[12]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[13]
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[13]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[14]
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[14]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[15]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[15]
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[15]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/axilite_read_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.531ns (61.468%)  route 2.214ns (38.532%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/axilite_read_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/axilite_read_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.965     3.899    fir_1/axilite_read_reg[16]
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.643    fir_1/wbs_dat_o_OBUF[16]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.567    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.202 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.202    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           711 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.233ns  (logic 2.977ns (56.879%)  route 2.257ns (43.121%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.896 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.896    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.233 r  fir_1/accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.233    fir_1/accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 2.971ns (56.829%)  route 2.257ns (43.171%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.896 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.896    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.227 r  fir_1/accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.227    fir_1/accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 2.896ns (56.201%)  route 2.257ns (43.799%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.896 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.896    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.152 r  fir_1/accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.152    fir_1/accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  fir_1/accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 2.872ns (55.996%)  route 2.257ns (44.004%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.896 r  fir_1/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.896    fir_1/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.128 r  fir_1/accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.128    fir_1/accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  fir_1/accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 2.860ns (55.892%)  route 2.257ns (44.108%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.116 r  fir_1/accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.116    fir_1/accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 2.854ns (55.841%)  route 2.257ns (44.159%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.110 r  fir_1/accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.110    fir_1/accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.035ns  (logic 2.779ns (55.183%)  route 2.257ns (44.817%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.035 r  fir_1/accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.035    fir_1/accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  fir_1/accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 2.755ns (54.968%)  route 2.257ns (45.032%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.779 r  fir_1/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.779    fir_1/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.011 r  fir_1/accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.011    fir_1/accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  fir_1/accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 2.743ns (54.860%)  route 2.257ns (45.140%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.999 r  fir_1/accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.999    fir_1/accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  fir_1/accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[21]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            fir_1/accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 2.737ns (54.806%)  route 2.257ns (45.194%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=7, unplaced)         0.800     1.771    fir_1/wbs_adr_i_IBUF[3]
                                                                      r  fir_1/current_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/current_state[1]_i_5/O
                         net (fo=1, unplaced)         0.902     2.823    fir_1/current_state[1]_i_5_n_0
                                                                      r  fir_1/current_state[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.947 f  fir_1/current_state[1]_i_3/O
                         net (fo=89, unplaced)        0.546     3.493    fir_1/current_state[1]_i_3_n_0
                                                                      f  fir_1/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.609 r  fir_1/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.609    fir_1/accumulated_result[0]_i_6_n_0
                                                                      r  fir_1/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.185 r  fir_1/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.194    fir_1/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_1/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.311 r  fir_1/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.311    fir_1/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  fir_1/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.428    fir_1/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  fir_1/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.545    fir_1/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.662 r  fir_1/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    fir_1/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_1/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.993 r  fir_1/accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.993    fir_1/accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  fir_1/accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=448, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/accumulated_result_reg[23]/C





