

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2'
================================================================
* Date:           Sat Dec 11 19:30:45 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.128 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  16.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_428_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      125|      174|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln428_fu_103_p2    |         +|   0|  0|  23|          16|           1|
    |add_ln429_1_fu_109_p2  |         +|   0|  0|  46|          39|           8|
    |connectivity_mask_d1   |         +|   0|  0|  39|          32|           1|
    |icmp_ln428_fu_98_p2    |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 129|         119|          43|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|   16|         32|
    |phi_mul_fu_42            |   9|          2|   39|         78|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg              |   1|   0|    1|          0|
    |connectivity_mask_addr_reg_154                |  16|   0|   16|          0|
    |connectivity_mask_addr_reg_154_pp0_iter2_reg  |  16|   0|   16|          0|
    |connectivity_mask_load_reg_160                |  32|   0|   32|          0|
    |i_fu_46                                       |  16|   0|   16|          0|
    |phi_mul_fu_42                                 |  39|   0|   39|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 125|   0|  125|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2|  return value|
|trunc_ln                    |   in|   31|     ap_none|                                             trunc_ln|        scalar|
|connectivity_mask_address0  |  out|   16|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce0       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_q0        |   in|   32|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_address1  |  out|   16|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_we1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_d1        |  out|   32|   ap_memory|                                    connectivity_mask|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

