Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 18 19:04:26 2022
| Host         : LAPTOPBGVQ5Q3G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ledtwinkle_timing_summary_routed.rpt -pb ledtwinkle_timing_summary_routed.pb -rpx ledtwinkle_timing_summary_routed.rpx -warn_on_violation
| Design       : ledtwinkle
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.634        0.000                      0                   26        0.254        0.000                      0                   26        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.634        0.000                      0                   26        0.254        0.000                      0                   26        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.634ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.949ns (44.688%)  route 2.412ns (55.312%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.739 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[20]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.004 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.004    cnt_reg[24]_i_1_n_6
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 15.634    

Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.865ns (43.602%)  route 2.412ns (56.398%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.739 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[20]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.920 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.920    cnt_reg[24]_i_1_n_7
    SLICE_X65Y45         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.851ns (43.416%)  route 2.412ns (56.584%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.906 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.906    cnt_reg[20]_i_1_n_6
    SLICE_X65Y44         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y44         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.846ns (43.350%)  route 2.412ns (56.650%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.901 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.901    cnt_reg[20]_i_1_n_4
    SLICE_X65Y44         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y44         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.786ns (42.540%)  route 2.412ns (57.460%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.841 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.841    cnt_reg[20]_i_1_n_5
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y44         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.830ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.753ns (42.085%)  route 2.412ns (57.915%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.808 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.808    cnt_reg[16]_i_1_n_6
    SLICE_X65Y43         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 15.830    

Slack (MET) :             15.835ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.748ns (42.016%)  route 2.412ns (57.984%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.803 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.803    cnt_reg[16]_i_1_n_4
    SLICE_X65Y43         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 15.835    

Slack (MET) :             15.844ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.767ns (42.279%)  route 2.412ns (57.721%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.641 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.641    cnt_reg[16]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.822 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.822    cnt_reg[20]_i_1_n_7
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y44         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 15.844    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.688ns (41.167%)  route 2.412ns (58.833%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.743 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.743    cnt_reg[16]_i_1_n_5
    SLICE_X65Y43         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.669ns (40.893%)  route 2.412ns (59.107%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.958     5.979    cnt_reg[22]
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.115     6.094 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.310     7.405    cnt[0]_i_9_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.264     7.669 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.144     7.813    cnt[0]_i_3_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.249 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    cnt_reg[0]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.347 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    cnt_reg[4]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.445 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[8]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.543 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    cnt_reg[12]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.724 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.724    cnt_reg[16]_i_1_n_7
    SLICE_X65Y43         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 15.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.518    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     1.766    cnt_reg_n_0_[2]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.811    cnt[0]_i_5_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.877 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    cnt_reg[0]_i_1_n_5
    SLICE_X65Y39         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.034    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X65Y39         FDCE (Hold_fdce_C_D)         0.105     1.623    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnt_reg[10]/Q
                         net (fo=3, routed)           0.117     1.777    cnt_reg[10]
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.822    cnt[8]_i_3_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.888 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_reg[8]_i_1_n_5
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.105     1.624    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[20]/Q
                         net (fo=3, routed)           0.114     1.775    cnt_reg[20]
    SLICE_X65Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.820    cnt[20]_i_5_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    cnt_reg[20]_i_1_n_7
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.625    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.251ns (63.790%)  route 0.142ns (36.210%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  cnt_reg[18]/Q
                         net (fo=5, routed)           0.142     1.804    cnt_reg[18]
    SLICE_X65Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.849    cnt[24]_i_2_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.914 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    cnt_reg[24]_i_1_n_6
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105     1.641    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.973%)  route 0.154ns (38.027%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.154     1.815    cnt_reg[25]
    SLICE_X65Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  cnt[20]_i_4/O
                         net (fo=1, routed)           0.000     1.860    cnt[20]_i_4_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    cnt_reg[20]_i_1_n_6
    SLICE_X65Y44         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.641    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.251ns (64.016%)  route 0.141ns (35.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.518    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.141     1.800    cnt_reg_n_0_[1]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.845    cnt[0]_i_6_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.910 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[0]_i_1_n_6
    SLICE_X65Y39         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.034    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X65Y39         FDCE (Hold_fdce_C_D)         0.105     1.623    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.285ns (72.687%)  route 0.107ns (27.313%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.518    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     1.766    cnt_reg_n_0_[2]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.811    cnt[0]_i_5_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.910 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[0]_i_1_n_4
    SLICE_X65Y39         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.034    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X65Y39         FDCE (Hold_fdce_C_D)         0.105     1.623    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.285ns (70.911%)  route 0.117ns (29.089%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnt_reg[10]/Q
                         net (fo=3, routed)           0.117     1.777    cnt_reg[10]
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.822    cnt[8]_i_3_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.921 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    cnt_reg[8]_i_1_n_4
    SLICE_X65Y41         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.105     1.624    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.219%)  route 0.155ns (37.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.155     1.816    cnt_reg_n_0_[4]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.861    cnt[4]_i_5_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    cnt_reg[4]_i_1_n_7
    SLICE_X65Y40         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y40         FDCE (Hold_fdce_C_D)         0.105     1.624    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.252ns (58.791%)  route 0.177ns (41.209%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.177     1.838    cnt_reg[25]
    SLICE_X65Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.883    cnt[20]_i_3_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.949 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.949    cnt_reg[20]_i_1_n_5
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.641    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y39   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y41   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y41   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y42   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y42   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y42   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y42   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y43   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y43   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y39   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y39   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y39   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y39   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y41   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.003ns (55.385%)  route 3.224ns (44.615%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 r  cnt_reg[10]/Q
                         net (fo=3, routed)           0.699     5.718    cnt_reg[10]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.105     5.823 r  led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.672     6.496    led_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.105     6.601 r  led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.486     7.087    led_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.105     7.192 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.367     8.559    led_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.309    11.867 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.867    led[1]
    R3                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.000ns (57.267%)  route 2.985ns (42.733%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.379     5.020 f  cnt_reg[10]/Q
                         net (fo=3, routed)           0.699     5.718    cnt_reg[10]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.105     5.823 f  led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.672     6.496    led_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.105     6.601 f  led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.251     6.852    led_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I1_O)        0.105     6.957 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.362     8.319    led_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.306    11.625 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.625    led[0]
    R2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.450ns (75.881%)  route 0.461ns (24.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[17]/Q
                         net (fo=5, routed)           0.139     1.800    cnt_reg[17]
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.322     2.167    led_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.264     3.431 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.431    led[1]
    R3                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.492ns (73.976%)  route 0.525ns (26.024%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  cnt_reg[20]/Q
                         net (fo=3, routed)           0.098     1.759    cnt_reg[20]
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.804 r  led_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.100     1.905    led_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.276    led_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         1.261     3.537 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    led[0]
    R2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.560ns (43.893%)  route 1.994ns (56.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.189     3.554    cnt[0]_i_2_n_0
    SLICE_X65Y39         FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.329     4.371    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.560ns (43.893%)  route 1.994ns (56.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.189     3.554    cnt[0]_i_2_n_0
    SLICE_X65Y39         FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.329     4.371    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.560ns (43.893%)  route 1.994ns (56.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.189     3.554    cnt[0]_i_2_n_0
    SLICE_X65Y39         FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.329     4.371    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.560ns (43.893%)  route 1.994ns (56.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.189     3.554    cnt[0]_i_2_n_0
    SLICE_X65Y39         FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.329     4.371    sys_clk_IBUF_BUFG
    SLICE_X65Y39         FDCE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.560ns (45.279%)  route 1.885ns (54.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.081     3.445    cnt[0]_i_2_n_0
    SLICE_X65Y40         FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.560ns (45.279%)  route 1.885ns (54.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.081     3.445    cnt[0]_i_2_n_0
    SLICE_X65Y40         FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.560ns (45.279%)  route 1.885ns (54.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.081     3.445    cnt[0]_i_2_n_0
    SLICE_X65Y40         FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.560ns (45.279%)  route 1.885ns (54.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          1.081     3.445    cnt[0]_i_2_n_0
    SLICE_X65Y40         FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y40         FDCE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 1.560ns (46.881%)  route 1.768ns (53.119%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.963     3.328    cnt[0]_i_2_n_0
    SLICE_X65Y41         FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 1.560ns (46.881%)  route 1.768ns (53.119%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.805     2.260    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.365 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.963     3.328    cnt[0]_i_2_n_0
    SLICE_X65Y41         FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.330     4.372    sys_clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.336ns (36.801%)  route 0.578ns (63.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.210     0.914    cnt[0]_i_2_n_0
    SLICE_X65Y45         FDCE                                         f  cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[24]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.336ns (36.801%)  route 0.578ns (63.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.210     0.914    cnt[0]_i_2_n_0
    SLICE_X65Y45         FDCE                                         f  cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[25]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.336ns (34.474%)  route 0.640ns (65.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.272     0.976    cnt[0]_i_2_n_0
    SLICE_X65Y44         FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[20]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.336ns (34.474%)  route 0.640ns (65.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.272     0.976    cnt[0]_i_2_n_0
    SLICE_X65Y44         FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[21]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.336ns (34.474%)  route 0.640ns (65.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.272     0.976    cnt[0]_i_2_n_0
    SLICE_X65Y44         FDCE                                         f  cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[22]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.336ns (34.474%)  route 0.640ns (65.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.272     0.976    cnt[0]_i_2_n_0
    SLICE_X65Y44         FDCE                                         f  cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[23]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.336ns (32.424%)  route 0.701ns (67.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.333     1.038    cnt[0]_i_2_n_0
    SLICE_X65Y43         FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.336ns (32.424%)  route 0.701ns (67.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.333     1.038    cnt[0]_i_2_n_0
    SLICE_X65Y43         FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.336ns (32.424%)  route 0.701ns (67.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.333     1.038    cnt[0]_i_2_n_0
    SLICE_X65Y43         FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[18]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.336ns (32.424%)  route 0.701ns (67.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.659    sys_rst_n_IBUF
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.704 f  cnt[0]_i_2/O
                         net (fo=26, routed)          0.333     1.038    cnt[0]_i_2_n_0
    SLICE_X65Y43         FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  cnt_reg[19]/C





