// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "06/11/2025 15:09:45"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TOP (
	clk,
	rst,
	rx,
	press,
	addresstest,
	tx,
	rxData,
	seg0,
	seg1,
	seg2,
	seg3,
	endF);
input 	clk;
input 	rst;
input 	rx;
input 	press;
input 	[7:0] addresstest;
output 	tx;
output 	[7:0] rxData;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	endF;

// Design Ports Information
// press	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[2]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[6]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addresstest[7]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxData[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endF	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \press~input_o ;
wire \addresstest[0]~input_o ;
wire \addresstest[1]~input_o ;
wire \addresstest[2]~input_o ;
wire \addresstest[3]~input_o ;
wire \addresstest[4]~input_o ;
wire \addresstest[5]~input_o ;
wire \addresstest[6]~input_o ;
wire \addresstest[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \uart|I_BAUDGEN|Add0~33_sumout ;
wire \uart|I_BAUDGEN|baudRateReg~0_combout ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \uart|I_BAUDGEN|Add0~34 ;
wire \uart|I_BAUDGEN|Add0~37_sumout ;
wire \uart|I_BAUDGEN|Add0~38 ;
wire \uart|I_BAUDGEN|Add0~57_sumout ;
wire \uart|I_BAUDGEN|Add0~58 ;
wire \uart|I_BAUDGEN|Add0~61_sumout ;
wire \uart|I_BAUDGEN|Add0~62 ;
wire \uart|I_BAUDGEN|Add0~29_sumout ;
wire \uart|I_BAUDGEN|Add0~30 ;
wire \uart|I_BAUDGEN|Add0~17_sumout ;
wire \uart|I_BAUDGEN|Add0~18 ;
wire \uart|I_BAUDGEN|Add0~21_sumout ;
wire \uart|I_BAUDGEN|Add0~22 ;
wire \uart|I_BAUDGEN|Add0~25_sumout ;
wire \uart|I_BAUDGEN|Add0~26 ;
wire \uart|I_BAUDGEN|Add0~1_sumout ;
wire \uart|I_BAUDGEN|Add0~2 ;
wire \uart|I_BAUDGEN|Add0~5_sumout ;
wire \uart|I_BAUDGEN|Add0~6 ;
wire \uart|I_BAUDGEN|Add0~13_sumout ;
wire \uart|I_BAUDGEN|Add0~14 ;
wire \uart|I_BAUDGEN|Add0~9_sumout ;
wire \uart|I_BAUDGEN|Add0~10 ;
wire \uart|I_BAUDGEN|Add0~41_sumout ;
wire \uart|I_BAUDGEN|Equal0~0_combout ;
wire \uart|I_BAUDGEN|Equal0~1_combout ;
wire \uart|I_BAUDGEN|Add0~42 ;
wire \uart|I_BAUDGEN|Add0~45_sumout ;
wire \uart|I_BAUDGEN|Add0~46 ;
wire \uart|I_BAUDGEN|Add0~49_sumout ;
wire \uart|I_BAUDGEN|Add0~50 ;
wire \uart|I_BAUDGEN|Add0~53_sumout ;
wire \uart|I_BAUDGEN|Equal0~2_combout ;
wire \uart|I_BAUDGEN|Equal0~combout ;
wire \rx~input_o ;
wire \uart|I_RS232RX|counter~4_combout ;
wire \uart|I_RS232RX|counter~2_combout ;
wire \uart|I_RS232RX|counter~1_combout ;
wire \uart|I_RS232RX|Bit[1]~2_combout ;
wire \uart|I_RS232RX|Bit[2]~3_combout ;
wire \uart|I_RS232RX|Bit[2]~feeder_combout ;
wire \uart|I_RS232RX|Add1~0_combout ;
wire \uart|I_RS232RX|Bit[3]~0_combout ;
wire \uart|I_RS232RX|always3~0_combout ;
wire \uart|I_RS232RX|Bit[0]~1_combout ;
wire \uart|I_RS232RX|always3~2_combout ;
wire \uart|I_RS232RX|start_bit~0_combout ;
wire \uart|I_RS232RX|start_bit~q ;
wire \uart|I_RS232RX|counter[0]~0_combout ;
wire \uart|I_RS232RX|counter~3_combout ;
wire \uart|I_RS232RX|always3~1_combout ;
wire \uart|I_RS232RX|always3~3_combout ;
wire \uart|I_RS232RX|RxDone~q ;
wire \uart|I_RS232RX|Next.READ~0_combout ;
wire \uart|I_RS232RX|State.READ~feeder_combout ;
wire \uart|I_RS232RX|State.READ~q ;
wire \uart|I_RS232RX|Read_data[0]~0_combout ;
wire \uart|I_RS232RX|Read_data[5]~feeder_combout ;
wire \uart|I_RS232RX|Read_data[1]~feeder_combout ;
wire \uart|I_RS232RX|Read_data[0]~feeder_combout ;
wire \uart|I_RS232RX|RxData[1]~feeder_combout ;
wire \uart|I_RS232RX|RxData[2]~feeder_combout ;
wire \uart|I_RS232RX|RxData[4]~feeder_combout ;
wire \uart|I_RS232RX|RxData[6]~feeder_combout ;
wire \uart|I_RS232RX|RxData[7]~feeder_combout ;
wire \counterRX|LessThan0~1_combout ;
wire \counterRX|LessThan0~0_combout ;
wire \counterRX|Add0~121_sumout ;
wire \counterRX|Add0~6 ;
wire \counterRX|Add0~13_sumout ;
wire \counterRX|Add0~14 ;
wire \counterRX|Add0~9_sumout ;
wire \counterRX|Add0~10 ;
wire \counterRX|Add0~61_sumout ;
wire \counterRX|Add0~62 ;
wire \counterRX|Add0~57_sumout ;
wire \counterRX|Add0~58 ;
wire \counterRX|Add0~53_sumout ;
wire \counterRX|Add0~54 ;
wire \counterRX|Add0~49_sumout ;
wire \counterRX|Add0~50 ;
wire \counterRX|Add0~45_sumout ;
wire \counterRX|Add0~46 ;
wire \counterRX|Add0~41_sumout ;
wire \counterRX|Add0~42 ;
wire \counterRX|Add0~37_sumout ;
wire \counterRX|Add0~38 ;
wire \counterRX|Add0~33_sumout ;
wire \counterRX|Add0~34 ;
wire \counterRX|Add0~29_sumout ;
wire \counterRX|Add0~30 ;
wire \counterRX|Add0~25_sumout ;
wire \counterRX|Add0~26 ;
wire \counterRX|Add0~21_sumout ;
wire \counterRX|Add0~22 ;
wire \counterRX|Add0~17_sumout ;
wire \counterRX|Add0~18 ;
wire \counterRX|Add0~1_sumout ;
wire \counterRX|always0~2_combout ;
wire \counterRX|always0~0_combout ;
wire \counterRX|always0~1_combout ;
wire \counterRX|always0~3_combout ;
wire \counterRX|rxDone_prev~0_combout ;
wire \counterRX|rxDone_prev~q ;
wire \counterRX|always0~4_combout ;
wire \counterRX|LessThan0~2_combout ;
wire \counterRX|LessThan0~3_combout ;
wire \counterRX|byte_count[0]~0_combout ;
wire \counterRX|Add0~122 ;
wire \counterRX|Add0~69_sumout ;
wire \counterRX|Add0~70 ;
wire \counterRX|Add0~89_sumout ;
wire \counterRX|Add0~90 ;
wire \counterRX|Add0~85_sumout ;
wire \counterRX|Add0~86 ;
wire \counterRX|Add0~81_sumout ;
wire \counterRX|Add0~82 ;
wire \counterRX|Add0~77_sumout ;
wire \counterRX|Add0~78 ;
wire \counterRX|Add0~73_sumout ;
wire \counterRX|Add0~74 ;
wire \counterRX|Add0~65_sumout ;
wire \counterRX|Add0~66 ;
wire \counterRX|Add0~109_sumout ;
wire \counterRX|Add0~110 ;
wire \counterRX|Add0~105_sumout ;
wire \counterRX|Add0~106 ;
wire \counterRX|Add0~101_sumout ;
wire \counterRX|Add0~102 ;
wire \counterRX|Add0~97_sumout ;
wire \counterRX|Add0~98 ;
wire \counterRX|Add0~93_sumout ;
wire \counterRX|Add0~94 ;
wire \counterRX|Add0~117_sumout ;
wire \counterRX|Add0~118 ;
wire \counterRX|Add0~113_sumout ;
wire \counterRX|Add0~114 ;
wire \counterRX|Add0~5_sumout ;
wire \mem|wren[1]~0_combout ;
wire \address_out|rxDone_prev~0_combout ;
wire \address_out|rxDone_prev~q ;
wire \address_out|byte_count[20]~DUPLICATE_q ;
wire \address_out|always0~0_combout ;
wire \address_out|always0~2_combout ;
wire \address_out|always0~3_combout ;
wire \address_out|always0~4_combout ;
wire \address_out|LessThan0~0_combout ;
wire \address_out|LessThan0~1_combout ;
wire \address_out|Add0~77_sumout ;
wire \address_out|byte_count[1]~DUPLICATE_q ;
wire \address_out|LessThan0~2_combout ;
wire \address_out|byte_count[0]~0_combout ;
wire \address_out|Add0~78 ;
wire \address_out|Add0~81_sumout ;
wire \address_out|Add0~82 ;
wire \address_out|Add0~85_sumout ;
wire \address_out|Add0~86 ;
wire \address_out|Add0~89_sumout ;
wire \address_out|Add0~90 ;
wire \address_out|Add0~93_sumout ;
wire \address_out|byte_count[5]~DUPLICATE_q ;
wire \address_out|Add0~94 ;
wire \address_out|Add0~97_sumout ;
wire \address_out|Add0~98 ;
wire \address_out|Add0~101_sumout ;
wire \address_out|Add0~102 ;
wire \address_out|Add0~105_sumout ;
wire \address_out|Add0~106 ;
wire \address_out|Add0~109_sumout ;
wire \address_out|Add0~110 ;
wire \address_out|Add0~113_sumout ;
wire \address_out|byte_count[10]~DUPLICATE_q ;
wire \address_out|Add0~114 ;
wire \address_out|Add0~117_sumout ;
wire \address_out|byte_count[11]~DUPLICATE_q ;
wire \address_out|Add0~118 ;
wire \address_out|Add0~121_sumout ;
wire \address_out|Add0~122 ;
wire \address_out|Add0~1_sumout ;
wire \address_out|Add0~2 ;
wire \address_out|Add0~33_sumout ;
wire \address_out|Add0~34 ;
wire \address_out|Add0~29_sumout ;
wire \address_out|Add0~30 ;
wire \address_out|Add0~25_sumout ;
wire \address_out|Add0~26 ;
wire \address_out|Add0~21_sumout ;
wire \address_out|Add0~22 ;
wire \address_out|Add0~17_sumout ;
wire \address_out|Add0~18 ;
wire \address_out|Add0~13_sumout ;
wire \address_out|Add0~14 ;
wire \address_out|Add0~9_sumout ;
wire \address_out|Add0~10 ;
wire \address_out|Add0~73_sumout ;
wire \address_out|Add0~74 ;
wire \address_out|Add0~69_sumout ;
wire \address_out|Add0~70 ;
wire \address_out|Add0~65_sumout ;
wire \address_out|Add0~66 ;
wire \address_out|Add0~61_sumout ;
wire \address_out|Add0~62 ;
wire \address_out|Add0~57_sumout ;
wire \address_out|Add0~58 ;
wire \address_out|Add0~5_sumout ;
wire \address_out|Add0~6 ;
wire \address_out|Add0~53_sumout ;
wire \address_out|Add0~54 ;
wire \address_out|Add0~49_sumout ;
wire \address_out|Add0~50 ;
wire \address_out|Add0~45_sumout ;
wire \address_out|Add0~46 ;
wire \address_out|Add0~41_sumout ;
wire \address_out|byte_count[27]~DUPLICATE_q ;
wire \address_out|Add0~42 ;
wire \address_out|Add0~37_sumout ;
wire \address_out|always0~1_combout ;
wire \LessThan1~0_combout ;
wire \npu|counter_inst|auxCount[0]~1_combout ;
wire \npu|counter_inst|auxCount[2]~3_combout ;
wire \npu|counter_inst|auxCount[3]~2_combout ;
wire \npu|counterRst~combout ;
wire \npu|counter_inst|auxCount[1]~0_combout ;
wire \npu|Equal0~0_combout ;
wire \mem|wren[1]~3_combout ;
wire \address_mem_in[0]~13_combout ;
wire \address_mem_in[1]~0_combout ;
wire \address_mem_in[2]~1_combout ;
wire \address_mem_in[3]~2_combout ;
wire \address_mem_in[4]~3_combout ;
wire \address_mem_in[5]~4_combout ;
wire \address_mem_in[6]~5_combout ;
wire \address_mem_in[7]~6_combout ;
wire \address_mem_in[8]~7_combout ;
wire \address_mem_in[9]~8_combout ;
wire \address_mem_in[10]~9_combout ;
wire \address_mem_in[11]~10_combout ;
wire \address_mem_in[12]~11_combout ;
wire \address_mem_in[13]~12_combout ;
wire \mem|wren[0]~4_combout ;
wire \mem|wren[0]~5_combout ;
wire \npu|p00|sum_out[3]~feeder_combout ;
wire \npu|p00|sum_out[2]~feeder_combout ;
wire \npu|p00|sum_out[1]~feeder_combout ;
wire \mem|data[0]~feeder_combout ;
wire \npu|p00|sum_out[0]~feeder_combout ;
wire \npu|p10|Add0~2 ;
wire \npu|p10|Add0~6 ;
wire \npu|p10|Add0~10 ;
wire \npu|p10|Add0~13_sumout ;
wire \mem|wren[2]~2_combout ;
wire \npu|p10|Add0~9_sumout ;
wire \npu|p10|Add0~5_sumout ;
wire \npu|p10|Add0~1_sumout ;
wire \npu|p10|sum_out[0]~feeder_combout ;
wire \npu|p20|Add0~2 ;
wire \npu|p20|Add0~6 ;
wire \npu|p20|Add0~10 ;
wire \npu|p20|Add0~13_sumout ;
wire \mem|wren[3]~1_combout ;
wire \npu|p20|Add0~9_sumout ;
wire \npu|p20|Add0~5_sumout ;
wire \npu|p20|Add0~1_sumout ;
wire \npu|p20|sum_out[0]~feeder_combout ;
wire \npu|p30|Add0~2 ;
wire \npu|p30|Add0~6 ;
wire \npu|p30|Add0~10 ;
wire \npu|p30|Add0~13_sumout ;
wire \address_out|byte_count[4]~DUPLICATE_q ;
wire \npu|p30|Add0~1_sumout ;
wire \npu|p30|Add0~5_sumout ;
wire \npu|p30|Add0~9_sumout ;
wire \display0|WideOr6~0_combout ;
wire \display0|WideOr5~0_combout ;
wire \display0|WideOr4~0_combout ;
wire \display0|WideOr3~0_combout ;
wire \display0|WideOr2~0_combout ;
wire \display0|WideOr1~0_combout ;
wire \display0|WideOr0~0_combout ;
wire \npu|p00|sum_out[5]~feeder_combout ;
wire \mem|data[4]~feeder_combout ;
wire \npu|p10|Add0~14 ;
wire \npu|p10|Add0~18 ;
wire \npu|p10|Add0~21_sumout ;
wire \npu|p10|Add0~17_sumout ;
wire \npu|p20|Add0~14 ;
wire \npu|p20|Add0~18 ;
wire \npu|p20|Add0~21_sumout ;
wire \npu|p20|Add0~17_sumout ;
wire \npu|p30|Add0~14 ;
wire \npu|p30|Add0~18 ;
wire \npu|p30|Add0~21_sumout ;
wire \npu|p00|sum_out[6]~feeder_combout ;
wire \npu|p10|Add0~22 ;
wire \npu|p10|Add0~25_sumout ;
wire \npu|p20|Add0~22 ;
wire \npu|p20|Add0~25_sumout ;
wire \npu|p30|Add0~22 ;
wire \npu|p30|Add0~25_sumout ;
wire \npu|p30|Add0~17_sumout ;
wire \mem|data[7]~feeder_combout ;
wire \npu|p10|Add0~26 ;
wire \npu|p10|Add0~29_sumout ;
wire \npu|p20|Add0~26 ;
wire \npu|p20|Add0~29_sumout ;
wire \npu|p30|Add0~26 ;
wire \npu|p30|Add0~29_sumout ;
wire \display1|WideOr6~0_combout ;
wire \display1|WideOr5~0_combout ;
wire \display1|WideOr4~0_combout ;
wire \display1|WideOr3~0_combout ;
wire \display1|WideOr2~0_combout ;
wire \display1|WideOr1~0_combout ;
wire \display1|WideOr0~0_combout ;
wire \mem|data[8]~feeder_combout ;
wire \npu|p00|sum_out[8]~feeder_combout ;
wire \npu|p10|Add0~30 ;
wire \npu|p10|Add0~33_sumout ;
wire \npu|p20|Add0~30 ;
wire \npu|p20|Add0~33_sumout ;
wire \npu|p30|Add0~30 ;
wire \npu|p30|Add0~33_sumout ;
wire \mem|data[9]~feeder_combout ;
wire \npu|p00|sum_out[9]~feeder_combout ;
wire \npu|p10|Add0~34 ;
wire \npu|p10|Add0~37_sumout ;
wire \npu|p20|Add0~34 ;
wire \npu|p20|Add0~37_sumout ;
wire \npu|p30|Add0~34 ;
wire \npu|p30|Add0~37_sumout ;
wire \npu|p00|sum_out[10]~feeder_combout ;
wire \npu|p10|Add0~38 ;
wire \npu|p10|Add0~42 ;
wire \npu|p10|Add0~45_sumout ;
wire \npu|p10|Add0~41_sumout ;
wire \npu|p20|Add0~38 ;
wire \npu|p20|Add0~42 ;
wire \npu|p20|Add0~45_sumout ;
wire \npu|p20|Add0~41_sumout ;
wire \npu|p30|Add0~38 ;
wire \npu|p30|Add0~42 ;
wire \npu|p30|Add0~45_sumout ;
wire \npu|p30|Add0~41_sumout ;
wire \display2|WideOr6~0_combout ;
wire \display2|WideOr5~0_combout ;
wire \display2|WideOr4~0_combout ;
wire \display2|WideOr3~0_combout ;
wire \display2|WideOr2~0_combout ;
wire \display2|WideOr1~0_combout ;
wire \display2|WideOr0~0_combout ;
wire \npu|p00|sum_out[13]~feeder_combout ;
wire \mem|data[12]~feeder_combout ;
wire \npu|p10|Add0~46 ;
wire \npu|p10|Add0~50 ;
wire \npu|p10|Add0~54 ;
wire \npu|p10|Add0~57_sumout ;
wire \npu|p10|Add0~53_sumout ;
wire \npu|p10|Add0~49_sumout ;
wire \npu|p20|Add0~46 ;
wire \npu|p20|Add0~50 ;
wire \npu|p20|Add0~54 ;
wire \npu|p20|Add0~57_sumout ;
wire \npu|p20|Add0~53_sumout ;
wire \npu|p20|Add0~49_sumout ;
wire \npu|p30|Add0~46 ;
wire \npu|p30|Add0~50 ;
wire \npu|p30|Add0~54 ;
wire \npu|p30|Add0~57_sumout ;
wire \npu|p30|Add0~49_sumout ;
wire \mem|data[15]~feeder_combout ;
wire \npu|p10|Add0~58 ;
wire \npu|p10|Add0~61_sumout ;
wire \npu|p20|Add0~58 ;
wire \npu|p20|Add0~61_sumout ;
wire \npu|p30|Add0~58 ;
wire \npu|p30|Add0~61_sumout ;
wire \npu|p30|Add0~53_sumout ;
wire \display3|WideOr6~0_combout ;
wire \display3|WideOr5~0_combout ;
wire \display3|WideOr4~0_combout ;
wire \display3|WideOr3~0_combout ;
wire \display3|WideOr2~0_combout ;
wire \display3|WideOr1~0_combout ;
wire \display3|WideOr0~0_combout ;
wire [7:0] \uart|I_RS232RX|Read_data ;
wire [15:0] \mem_out|ram1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \npu|p20|self_value ;
wire [15:0] \npu|p30|sum_out ;
wire [15:0] \uart|I_BAUDGEN|baudRateReg ;
wire [7:0] \uart|I_RS232RX|RxData ;
wire [31:0] \address_out|byte_count ;
wire [15:0] \npu|p30|self_value ;
wire [15:0] \npu|p10|self_value ;
wire [15:0] \npu|p00|self_value ;
wire [3:0] \npu|counter_inst|auxCount ;
wire [4:0] \uart|I_RS232RX|Bit ;
wire [3:0] \uart|I_RS232RX|counter ;
wire [31:0] \counterRX|byte_count ;
wire [15:0] \npu|p20|sum_out ;
wire [15:0] \mem|data ;
wire [15:0] \npu|p10|sum_out ;
wire [15:0] \npu|p00|sum_out ;

wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|ram4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|ram3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|ram2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [0] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [3] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [5] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [6] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [8] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [9] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [10] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [12] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [14] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] = \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [0] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [1] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [2] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [3] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [4] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [5] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [6] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [7] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [8] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [9] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [10] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [11] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [12] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [13] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [14] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \npu|p30|self_value [15] = \mem|ram4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [0] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [1] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [2] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [3] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [4] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [5] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [6] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [7] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [8] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [9] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [10] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [11] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [12] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [13] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [14] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \npu|p20|self_value [15] = \mem|ram3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [0] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [1] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [2] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [3] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [4] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [5] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [6] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [7] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [8] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [9] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [10] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [11] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [12] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [13] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [14] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \npu|p10|self_value [15] = \mem|ram2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [0] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [1] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [2] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [3] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [4] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [5] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [6] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [7] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [8] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [9] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [10] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [11] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [12] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [13] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [14] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \npu|p00|self_value [15] = \mem|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \tx~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
defparam \tx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rxData[0]~output (
	.i(\uart|I_RS232RX|RxData [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[0]),
	.obar());
// synopsys translate_off
defparam \rxData[0]~output .bus_hold = "false";
defparam \rxData[0]~output .open_drain_output = "false";
defparam \rxData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \rxData[1]~output (
	.i(\uart|I_RS232RX|RxData [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[1]),
	.obar());
// synopsys translate_off
defparam \rxData[1]~output .bus_hold = "false";
defparam \rxData[1]~output .open_drain_output = "false";
defparam \rxData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \rxData[2]~output (
	.i(\uart|I_RS232RX|RxData [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[2]),
	.obar());
// synopsys translate_off
defparam \rxData[2]~output .bus_hold = "false";
defparam \rxData[2]~output .open_drain_output = "false";
defparam \rxData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \rxData[3]~output (
	.i(\uart|I_RS232RX|RxData [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[3]),
	.obar());
// synopsys translate_off
defparam \rxData[3]~output .bus_hold = "false";
defparam \rxData[3]~output .open_drain_output = "false";
defparam \rxData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \rxData[4]~output (
	.i(\uart|I_RS232RX|RxData [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[4]),
	.obar());
// synopsys translate_off
defparam \rxData[4]~output .bus_hold = "false";
defparam \rxData[4]~output .open_drain_output = "false";
defparam \rxData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \rxData[5]~output (
	.i(\uart|I_RS232RX|RxData [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[5]),
	.obar());
// synopsys translate_off
defparam \rxData[5]~output .bus_hold = "false";
defparam \rxData[5]~output .open_drain_output = "false";
defparam \rxData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \rxData[6]~output (
	.i(\uart|I_RS232RX|RxData [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[6]),
	.obar());
// synopsys translate_off
defparam \rxData[6]~output .bus_hold = "false";
defparam \rxData[6]~output .open_drain_output = "false";
defparam \rxData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \rxData[7]~output (
	.i(\uart|I_RS232RX|RxData [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rxData[7]),
	.obar());
// synopsys translate_off
defparam \rxData[7]~output .bus_hold = "false";
defparam \rxData[7]~output .open_drain_output = "false";
defparam \rxData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg0[0]~output (
	.i(\display0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg0[1]~output (
	.i(\display0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg0[2]~output (
	.i(\display0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg0[3]~output (
	.i(\display0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg0[4]~output (
	.i(\display0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg0[5]~output (
	.i(\display0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg0[6]~output (
	.i(!\display0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg1[0]~output (
	.i(\display1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg1[1]~output (
	.i(\display1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg1[2]~output (
	.i(\display1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg1[3]~output (
	.i(\display1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg1[4]~output (
	.i(\display1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg1[5]~output (
	.i(\display1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg1[6]~output (
	.i(!\display1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg2[0]~output (
	.i(\display2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
defparam \seg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg2[1]~output (
	.i(\display2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
defparam \seg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg2[2]~output (
	.i(\display2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
defparam \seg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg2[3]~output (
	.i(\display2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
defparam \seg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg2[4]~output (
	.i(\display2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
defparam \seg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg2[5]~output (
	.i(\display2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
defparam \seg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg2[6]~output (
	.i(!\display2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
defparam \seg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg3[0]~output (
	.i(\display3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
defparam \seg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg3[1]~output (
	.i(\display3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
defparam \seg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg3[2]~output (
	.i(\display3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
defparam \seg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg3[3]~output (
	.i(\display3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
defparam \seg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg3[4]~output (
	.i(\display3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
defparam \seg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg3[5]~output (
	.i(\display3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
defparam \seg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg3[6]~output (
	.i(!\display3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
defparam \seg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \endF~output (
	.i(!\LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(endF),
	.obar());
// synopsys translate_off
defparam \endF~output .bus_hold = "false";
defparam \endF~output .open_drain_output = "false";
defparam \endF~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~33 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~33_sumout  = SUM(( !\uart|I_BAUDGEN|baudRateReg [0] ) + ( VCC ) + ( !VCC ))
// \uart|I_BAUDGEN|Add0~34  = CARRY(( !\uart|I_BAUDGEN|baudRateReg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_BAUDGEN|baudRateReg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~33_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~33 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~33 .lut_mask = 64'h000000000000FF00;
defparam \uart|I_BAUDGEN|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \uart|I_BAUDGEN|baudRateReg~0 (
// Equation(s):
// \uart|I_BAUDGEN|baudRateReg~0_combout  = ( !\uart|I_BAUDGEN|Equal0~combout  & ( !\uart|I_BAUDGEN|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_BAUDGEN|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\uart|I_BAUDGEN|Equal0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_BAUDGEN|baudRateReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg~0 .extended_lut = "off";
defparam \uart|I_BAUDGEN|baudRateReg~0 .lut_mask = 64'hFF00FF0000000000;
defparam \uart|I_BAUDGEN|baudRateReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X40_Y12_N59
dffeas \uart|I_BAUDGEN|baudRateReg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|baudRateReg~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[0] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~37 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~37_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [1] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~34  ))
// \uart|I_BAUDGEN|Add0~38  = CARRY(( \uart|I_BAUDGEN|baudRateReg [1] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_BAUDGEN|baudRateReg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~37_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~37 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart|I_BAUDGEN|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N5
dffeas \uart|I_BAUDGEN|baudRateReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[1] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~57 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~57_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [2] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~38  ))
// \uart|I_BAUDGEN|Add0~58  = CARRY(( \uart|I_BAUDGEN|baudRateReg [2] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~38  ))

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~57_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~57 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \uart|I_BAUDGEN|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N8
dffeas \uart|I_BAUDGEN|baudRateReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[2] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~61 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~61_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [3] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~58  ))
// \uart|I_BAUDGEN|Add0~62  = CARRY(( \uart|I_BAUDGEN|baudRateReg [3] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~61_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~61 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \uart|I_BAUDGEN|baudRateReg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[3] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~29 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~29_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [4] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~62  ))
// \uart|I_BAUDGEN|Add0~30  = CARRY(( \uart|I_BAUDGEN|baudRateReg [4] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~62  ))

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~29_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~29 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \uart|I_BAUDGEN|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \uart|I_BAUDGEN|baudRateReg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[4] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~17 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~17_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [5] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~30  ))
// \uart|I_BAUDGEN|Add0~18  = CARRY(( \uart|I_BAUDGEN|baudRateReg [5] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~17_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~17 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N17
dffeas \uart|I_BAUDGEN|baudRateReg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[5] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~21 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~21_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [6] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~18  ))
// \uart|I_BAUDGEN|Add0~22  = CARRY(( \uart|I_BAUDGEN|baudRateReg [6] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~21_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~21 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \uart|I_BAUDGEN|baudRateReg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[6] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~25 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~25_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [7] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~22  ))
// \uart|I_BAUDGEN|Add0~26  = CARRY(( \uart|I_BAUDGEN|baudRateReg [7] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~22  ))

	.dataa(!\uart|I_BAUDGEN|baudRateReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~25_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~25 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \uart|I_BAUDGEN|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \uart|I_BAUDGEN|baudRateReg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[7] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~1 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~1_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [8] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~26  ))
// \uart|I_BAUDGEN|Add0~2  = CARRY(( \uart|I_BAUDGEN|baudRateReg [8] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~1_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~1 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N26
dffeas \uart|I_BAUDGEN|baudRateReg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[8] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~5 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~5_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [9] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~2  ))
// \uart|I_BAUDGEN|Add0~6  = CARRY(( \uart|I_BAUDGEN|baudRateReg [9] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_BAUDGEN|baudRateReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~5_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~5 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart|I_BAUDGEN|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N29
dffeas \uart|I_BAUDGEN|baudRateReg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[9] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~13 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~13_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [10] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~6  ))
// \uart|I_BAUDGEN|Add0~14  = CARRY(( \uart|I_BAUDGEN|baudRateReg [10] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~6  ))

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~13_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~13 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \uart|I_BAUDGEN|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \uart|I_BAUDGEN|baudRateReg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[10] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~9 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~9_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [11] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~14  ))
// \uart|I_BAUDGEN|Add0~10  = CARRY(( \uart|I_BAUDGEN|baudRateReg [11] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~14  ))

	.dataa(!\uart|I_BAUDGEN|baudRateReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~9_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~9 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \uart|I_BAUDGEN|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \uart|I_BAUDGEN|baudRateReg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[11] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~41 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~41_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [12] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~10  ))
// \uart|I_BAUDGEN|Add0~42  = CARRY(( \uart|I_BAUDGEN|baudRateReg [12] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~41_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~41 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \uart|I_BAUDGEN|baudRateReg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[12] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \uart|I_BAUDGEN|Equal0~0 (
// Equation(s):
// \uart|I_BAUDGEN|Equal0~0_combout  = ( !\uart|I_BAUDGEN|baudRateReg [9] & ( !\uart|I_BAUDGEN|baudRateReg [8] & ( (!\uart|I_BAUDGEN|baudRateReg [11] & !\uart|I_BAUDGEN|baudRateReg [10]) ) ) )

	.dataa(!\uart|I_BAUDGEN|baudRateReg [11]),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [10]),
	.datad(gnd),
	.datae(!\uart|I_BAUDGEN|baudRateReg [9]),
	.dataf(!\uart|I_BAUDGEN|baudRateReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_BAUDGEN|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Equal0~0 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Equal0~0 .lut_mask = 64'hA0A0000000000000;
defparam \uart|I_BAUDGEN|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \uart|I_BAUDGEN|Equal0~1 (
// Equation(s):
// \uart|I_BAUDGEN|Equal0~1_combout  = ( !\uart|I_BAUDGEN|baudRateReg [7] & ( !\uart|I_BAUDGEN|baudRateReg [6] & ( (\uart|I_BAUDGEN|baudRateReg [4] & (!\uart|I_BAUDGEN|baudRateReg [0] & \uart|I_BAUDGEN|baudRateReg [1])) ) ) )

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [4]),
	.datac(!\uart|I_BAUDGEN|baudRateReg [0]),
	.datad(!\uart|I_BAUDGEN|baudRateReg [1]),
	.datae(!\uart|I_BAUDGEN|baudRateReg [7]),
	.dataf(!\uart|I_BAUDGEN|baudRateReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_BAUDGEN|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Equal0~1 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Equal0~1 .lut_mask = 64'h0030000000000000;
defparam \uart|I_BAUDGEN|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~45 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~45_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [13] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~42  ))
// \uart|I_BAUDGEN|Add0~46  = CARRY(( \uart|I_BAUDGEN|baudRateReg [13] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~45_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~45 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N41
dffeas \uart|I_BAUDGEN|baudRateReg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[13] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~49 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~49_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [14] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~46  ))
// \uart|I_BAUDGEN|Add0~50  = CARRY(( \uart|I_BAUDGEN|baudRateReg [14] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~46  ))

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~49_sumout ),
	.cout(\uart|I_BAUDGEN|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~49 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \uart|I_BAUDGEN|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \uart|I_BAUDGEN|baudRateReg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[14] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \uart|I_BAUDGEN|Add0~53 (
// Equation(s):
// \uart|I_BAUDGEN|Add0~53_sumout  = SUM(( \uart|I_BAUDGEN|baudRateReg [15] ) + ( GND ) + ( \uart|I_BAUDGEN|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_BAUDGEN|baudRateReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart|I_BAUDGEN|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart|I_BAUDGEN|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Add0~53 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart|I_BAUDGEN|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N47
dffeas \uart|I_BAUDGEN|baudRateReg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_BAUDGEN|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\uart|I_BAUDGEN|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_BAUDGEN|baudRateReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_BAUDGEN|baudRateReg[15] .is_wysiwyg = "true";
defparam \uart|I_BAUDGEN|baudRateReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \uart|I_BAUDGEN|Equal0~2 (
// Equation(s):
// \uart|I_BAUDGEN|Equal0~2_combout  = ( !\uart|I_BAUDGEN|baudRateReg [2] & ( \uart|I_BAUDGEN|baudRateReg [3] & ( (!\uart|I_BAUDGEN|baudRateReg [14] & (!\uart|I_BAUDGEN|baudRateReg [15] & !\uart|I_BAUDGEN|baudRateReg [13])) ) ) )

	.dataa(gnd),
	.datab(!\uart|I_BAUDGEN|baudRateReg [14]),
	.datac(!\uart|I_BAUDGEN|baudRateReg [15]),
	.datad(!\uart|I_BAUDGEN|baudRateReg [13]),
	.datae(!\uart|I_BAUDGEN|baudRateReg [2]),
	.dataf(!\uart|I_BAUDGEN|baudRateReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_BAUDGEN|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Equal0~2 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Equal0~2 .lut_mask = 64'h00000000C0000000;
defparam \uart|I_BAUDGEN|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \uart|I_BAUDGEN|Equal0 (
// Equation(s):
// \uart|I_BAUDGEN|Equal0~combout  = LCELL(( \uart|I_BAUDGEN|Equal0~2_combout  & ( (!\uart|I_BAUDGEN|baudRateReg [12] & (!\uart|I_BAUDGEN|baudRateReg [5] & (\uart|I_BAUDGEN|Equal0~0_combout  & \uart|I_BAUDGEN|Equal0~1_combout ))) ) ))

	.dataa(!\uart|I_BAUDGEN|baudRateReg [12]),
	.datab(!\uart|I_BAUDGEN|baudRateReg [5]),
	.datac(!\uart|I_BAUDGEN|Equal0~0_combout ),
	.datad(!\uart|I_BAUDGEN|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\uart|I_BAUDGEN|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_BAUDGEN|Equal0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_BAUDGEN|Equal0 .extended_lut = "off";
defparam \uart|I_BAUDGEN|Equal0 .lut_mask = 64'h0000000000080008;
defparam \uart|I_BAUDGEN|Equal0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \uart|I_RS232RX|counter~4 (
// Equation(s):
// \uart|I_RS232RX|counter~4_combout  = ( \uart|I_RS232RX|counter [1] & ( !\uart|I_RS232RX|counter [0] ) ) # ( !\uart|I_RS232RX|counter [1] & ( \uart|I_RS232RX|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_RS232RX|counter [0]),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|counter~4 .extended_lut = "off";
defparam \uart|I_RS232RX|counter~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \uart|I_RS232RX|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N5
dffeas \uart|I_RS232RX|counter[1] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|counter[1] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N21
cyclonev_lcell_comb \uart|I_RS232RX|counter~2 (
// Equation(s):
// \uart|I_RS232RX|counter~2_combout  = ( \uart|I_RS232RX|counter [1] & ( (!\uart|I_RS232RX|counter[0]~0_combout  & (!\uart|I_RS232RX|counter [0] $ (!\uart|I_RS232RX|counter [2]))) ) ) # ( !\uart|I_RS232RX|counter [1] & ( (\uart|I_RS232RX|counter [2] & 
// !\uart|I_RS232RX|counter[0]~0_combout ) ) )

	.dataa(!\uart|I_RS232RX|counter [0]),
	.datab(gnd),
	.datac(!\uart|I_RS232RX|counter [2]),
	.datad(!\uart|I_RS232RX|counter[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|counter~2 .extended_lut = "off";
defparam \uart|I_RS232RX|counter~2 .lut_mask = 64'h0F000F005A005A00;
defparam \uart|I_RS232RX|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \uart|I_RS232RX|counter[2] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|counter[2] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \uart|I_RS232RX|counter~1 (
// Equation(s):
// \uart|I_RS232RX|counter~1_combout  = ( \uart|I_RS232RX|counter [1] & ( (!\uart|I_RS232RX|counter[0]~0_combout  & (!\uart|I_RS232RX|counter [3] $ (((!\uart|I_RS232RX|counter [0]) # (!\uart|I_RS232RX|counter [2]))))) ) ) # ( !\uart|I_RS232RX|counter [1] & ( 
// (!\uart|I_RS232RX|counter[0]~0_combout  & \uart|I_RS232RX|counter [3]) ) )

	.dataa(!\uart|I_RS232RX|counter [0]),
	.datab(!\uart|I_RS232RX|counter [2]),
	.datac(!\uart|I_RS232RX|counter[0]~0_combout ),
	.datad(!\uart|I_RS232RX|counter [3]),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|counter~1 .extended_lut = "off";
defparam \uart|I_RS232RX|counter~1 .lut_mask = 64'h00F000F010E010E0;
defparam \uart|I_RS232RX|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \uart|I_RS232RX|counter[3] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|counter[3] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N36
cyclonev_lcell_comb \uart|I_RS232RX|Bit[1]~2 (
// Equation(s):
// \uart|I_RS232RX|Bit[1]~2_combout  = ( \uart|I_RS232RX|Bit [1] & ( \uart|I_RS232RX|always3~1_combout  & ( (!\uart|I_RS232RX|Bit [0]) # ((!\uart|I_RS232RX|State.READ~q ) # ((!\uart|I_RS232RX|always3~0_combout  & !\uart|I_RS232RX|always3~2_combout ))) ) ) ) 
// # ( !\uart|I_RS232RX|Bit [1] & ( \uart|I_RS232RX|always3~1_combout  & ( (\uart|I_RS232RX|Bit [0] & (\uart|I_RS232RX|State.READ~q  & ((\uart|I_RS232RX|always3~2_combout ) # (\uart|I_RS232RX|always3~0_combout )))) ) ) ) # ( \uart|I_RS232RX|Bit [1] & ( 
// !\uart|I_RS232RX|always3~1_combout  & ( (!\uart|I_RS232RX|Bit [0]) # ((!\uart|I_RS232RX|State.READ~q ) # (!\uart|I_RS232RX|always3~0_combout )) ) ) ) # ( !\uart|I_RS232RX|Bit [1] & ( !\uart|I_RS232RX|always3~1_combout  & ( (\uart|I_RS232RX|Bit [0] & 
// (\uart|I_RS232RX|State.READ~q  & \uart|I_RS232RX|always3~0_combout )) ) ) )

	.dataa(!\uart|I_RS232RX|Bit [0]),
	.datab(!\uart|I_RS232RX|State.READ~q ),
	.datac(!\uart|I_RS232RX|always3~0_combout ),
	.datad(!\uart|I_RS232RX|always3~2_combout ),
	.datae(!\uart|I_RS232RX|Bit [1]),
	.dataf(!\uart|I_RS232RX|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Bit[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[1]~2 .extended_lut = "off";
defparam \uart|I_RS232RX|Bit[1]~2 .lut_mask = 64'h0101FEFE0111FEEE;
defparam \uart|I_RS232RX|Bit[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N56
dffeas \uart|I_RS232RX|Bit[1] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Bit[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[1] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N42
cyclonev_lcell_comb \uart|I_RS232RX|Bit[2]~3 (
// Equation(s):
// \uart|I_RS232RX|Bit[2]~3_combout  = ( \uart|I_RS232RX|Bit [0] & ( \uart|I_RS232RX|State.READ~q  & ( !\uart|I_RS232RX|Bit [2] $ (((!\uart|I_RS232RX|Bit [1]) # (!\uart|I_RS232RX|always3~0_combout ))) ) ) ) # ( !\uart|I_RS232RX|Bit [0] & ( 
// \uart|I_RS232RX|State.READ~q  & ( \uart|I_RS232RX|Bit [2] ) ) ) # ( \uart|I_RS232RX|Bit [0] & ( !\uart|I_RS232RX|State.READ~q  & ( \uart|I_RS232RX|Bit [2] ) ) ) # ( !\uart|I_RS232RX|Bit [0] & ( !\uart|I_RS232RX|State.READ~q  & ( \uart|I_RS232RX|Bit [2] ) 
// ) )

	.dataa(!\uart|I_RS232RX|Bit [1]),
	.datab(gnd),
	.datac(!\uart|I_RS232RX|always3~0_combout ),
	.datad(!\uart|I_RS232RX|Bit [2]),
	.datae(!\uart|I_RS232RX|Bit [0]),
	.dataf(!\uart|I_RS232RX|State.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Bit[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[2]~3 .extended_lut = "off";
defparam \uart|I_RS232RX|Bit[2]~3 .lut_mask = 64'h00FF00FF00FF05FA;
defparam \uart|I_RS232RX|Bit[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N21
cyclonev_lcell_comb \uart|I_RS232RX|Bit[2]~feeder (
// Equation(s):
// \uart|I_RS232RX|Bit[2]~feeder_combout  = \uart|I_RS232RX|Bit[2]~3_combout 

	.dataa(gnd),
	.datab(!\uart|I_RS232RX|Bit[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[2]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|Bit[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \uart|I_RS232RX|Bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N23
dffeas \uart|I_RS232RX|Bit[2] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(\uart|I_RS232RX|Bit[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[2] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N6
cyclonev_lcell_comb \uart|I_RS232RX|Add1~0 (
// Equation(s):
// \uart|I_RS232RX|Add1~0_combout  = ( \uart|I_RS232RX|Bit [2] & ( \uart|I_RS232RX|Bit [0] & ( \uart|I_RS232RX|Bit [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart|I_RS232RX|Bit [1]),
	.datad(gnd),
	.datae(!\uart|I_RS232RX|Bit [2]),
	.dataf(!\uart|I_RS232RX|Bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Add1~0 .extended_lut = "off";
defparam \uart|I_RS232RX|Add1~0 .lut_mask = 64'h0000000000000F0F;
defparam \uart|I_RS232RX|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \uart|I_RS232RX|Bit[3]~0 (
// Equation(s):
// \uart|I_RS232RX|Bit[3]~0_combout  = ( \uart|I_RS232RX|always3~2_combout  & ( \uart|I_RS232RX|State.READ~q  & ( (!\uart|I_RS232RX|always3~1_combout  & \uart|I_RS232RX|Bit [3]) ) ) ) # ( !\uart|I_RS232RX|always3~2_combout  & ( \uart|I_RS232RX|State.READ~q  
// & ( ((\uart|I_RS232RX|always3~1_combout  & (\uart|I_RS232RX|start_bit~q  & \uart|I_RS232RX|Add1~0_combout ))) # (\uart|I_RS232RX|Bit [3]) ) ) ) # ( \uart|I_RS232RX|always3~2_combout  & ( !\uart|I_RS232RX|State.READ~q  & ( \uart|I_RS232RX|Bit [3] ) ) ) # ( 
// !\uart|I_RS232RX|always3~2_combout  & ( !\uart|I_RS232RX|State.READ~q  & ( \uart|I_RS232RX|Bit [3] ) ) )

	.dataa(!\uart|I_RS232RX|always3~1_combout ),
	.datab(!\uart|I_RS232RX|start_bit~q ),
	.datac(!\uart|I_RS232RX|Add1~0_combout ),
	.datad(!\uart|I_RS232RX|Bit [3]),
	.datae(!\uart|I_RS232RX|always3~2_combout ),
	.dataf(!\uart|I_RS232RX|State.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Bit[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[3]~0 .extended_lut = "off";
defparam \uart|I_RS232RX|Bit[3]~0 .lut_mask = 64'h00FF00FF01FF00AA;
defparam \uart|I_RS232RX|Bit[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N11
dffeas \uart|I_RS232RX|Bit[3] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Bit[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[3] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \uart|I_RS232RX|always3~0 (
// Equation(s):
// \uart|I_RS232RX|always3~0_combout  = ( \uart|I_RS232RX|counter [3] & ( \uart|I_RS232RX|counter [2] & ( (\uart|I_RS232RX|counter [0] & (\uart|I_RS232RX|start_bit~q  & (!\uart|I_RS232RX|Bit [3] & \uart|I_RS232RX|counter [1]))) ) ) )

	.dataa(!\uart|I_RS232RX|counter [0]),
	.datab(!\uart|I_RS232RX|start_bit~q ),
	.datac(!\uart|I_RS232RX|Bit [3]),
	.datad(!\uart|I_RS232RX|counter [1]),
	.datae(!\uart|I_RS232RX|counter [3]),
	.dataf(!\uart|I_RS232RX|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|always3~0 .extended_lut = "off";
defparam \uart|I_RS232RX|always3~0 .lut_mask = 64'h0000000000000010;
defparam \uart|I_RS232RX|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N15
cyclonev_lcell_comb \uart|I_RS232RX|Bit[0]~1 (
// Equation(s):
// \uart|I_RS232RX|Bit[0]~1_combout  = ( \uart|I_RS232RX|always3~1_combout  & ( \uart|I_RS232RX|Bit [0] & ( (!\uart|I_RS232RX|State.READ~q ) # ((!\uart|I_RS232RX|always3~0_combout  & !\uart|I_RS232RX|always3~2_combout )) ) ) ) # ( 
// !\uart|I_RS232RX|always3~1_combout  & ( \uart|I_RS232RX|Bit [0] & ( (!\uart|I_RS232RX|always3~0_combout ) # (!\uart|I_RS232RX|State.READ~q ) ) ) ) # ( \uart|I_RS232RX|always3~1_combout  & ( !\uart|I_RS232RX|Bit [0] & ( (\uart|I_RS232RX|always3~0_combout  
// & (\uart|I_RS232RX|State.READ~q  & !\uart|I_RS232RX|always3~2_combout )) ) ) ) # ( !\uart|I_RS232RX|always3~1_combout  & ( !\uart|I_RS232RX|Bit [0] & ( (\uart|I_RS232RX|always3~0_combout  & \uart|I_RS232RX|State.READ~q ) ) ) )

	.dataa(!\uart|I_RS232RX|always3~0_combout ),
	.datab(gnd),
	.datac(!\uart|I_RS232RX|State.READ~q ),
	.datad(!\uart|I_RS232RX|always3~2_combout ),
	.datae(!\uart|I_RS232RX|always3~1_combout ),
	.dataf(!\uart|I_RS232RX|Bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Bit[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[0]~1 .extended_lut = "off";
defparam \uart|I_RS232RX|Bit[0]~1 .lut_mask = 64'h05050500FAFAFAF0;
defparam \uart|I_RS232RX|Bit[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N53
dffeas \uart|I_RS232RX|Bit[0] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Bit[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Bit[0] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N3
cyclonev_lcell_comb \uart|I_RS232RX|always3~2 (
// Equation(s):
// \uart|I_RS232RX|always3~2_combout  = ( !\uart|I_RS232RX|Bit [2] & ( \uart|I_RS232RX|Bit [3] & ( (!\uart|I_RS232RX|Bit [0] & (\rx~input_o  & !\uart|I_RS232RX|Bit [1])) ) ) )

	.dataa(!\uart|I_RS232RX|Bit [0]),
	.datab(gnd),
	.datac(!\rx~input_o ),
	.datad(!\uart|I_RS232RX|Bit [1]),
	.datae(!\uart|I_RS232RX|Bit [2]),
	.dataf(!\uart|I_RS232RX|Bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|always3~2 .extended_lut = "off";
defparam \uart|I_RS232RX|always3~2 .lut_mask = 64'h000000000A000000;
defparam \uart|I_RS232RX|always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \uart|I_RS232RX|start_bit~0 (
// Equation(s):
// \uart|I_RS232RX|start_bit~0_combout  = ( \uart|I_RS232RX|always3~2_combout  & ( \uart|I_RS232RX|start_bit~q  & ( (!\uart|I_RS232RX|counter [3]) # ((!\uart|I_RS232RX|counter [0]) # ((!\uart|I_RS232RX|counter [2]) # (!\uart|I_RS232RX|counter [1]))) ) ) ) # 
// ( !\uart|I_RS232RX|always3~2_combout  & ( \uart|I_RS232RX|start_bit~q  ) ) # ( \uart|I_RS232RX|always3~2_combout  & ( !\uart|I_RS232RX|start_bit~q  & ( (\uart|I_RS232RX|counter [3] & (!\uart|I_RS232RX|counter [0] & (!\uart|I_RS232RX|counter [2] & 
// !\uart|I_RS232RX|counter [1]))) ) ) ) # ( !\uart|I_RS232RX|always3~2_combout  & ( !\uart|I_RS232RX|start_bit~q  & ( (\uart|I_RS232RX|counter [3] & (!\uart|I_RS232RX|counter [0] & (!\uart|I_RS232RX|counter [2] & !\uart|I_RS232RX|counter [1]))) ) ) )

	.dataa(!\uart|I_RS232RX|counter [3]),
	.datab(!\uart|I_RS232RX|counter [0]),
	.datac(!\uart|I_RS232RX|counter [2]),
	.datad(!\uart|I_RS232RX|counter [1]),
	.datae(!\uart|I_RS232RX|always3~2_combout ),
	.dataf(!\uart|I_RS232RX|start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|start_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|start_bit~0 .extended_lut = "off";
defparam \uart|I_RS232RX|start_bit~0 .lut_mask = 64'h40004000FFFFFFFE;
defparam \uart|I_RS232RX|start_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \uart|I_RS232RX|start_bit (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|start_bit~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|start_bit .is_wysiwyg = "true";
defparam \uart|I_RS232RX|start_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \uart|I_RS232RX|counter[0]~0 (
// Equation(s):
// \uart|I_RS232RX|counter[0]~0_combout  = ( \uart|I_RS232RX|counter [3] & ( \uart|I_RS232RX|Bit [3] & ( (!\uart|I_RS232RX|counter [1] & (!\uart|I_RS232RX|counter [2] & (!\uart|I_RS232RX|start_bit~q  & !\uart|I_RS232RX|counter [0]))) ) ) ) # ( 
// \uart|I_RS232RX|counter [3] & ( !\uart|I_RS232RX|Bit [3] & ( (!\uart|I_RS232RX|counter [1] & (!\uart|I_RS232RX|counter [2] & (!\uart|I_RS232RX|start_bit~q  & !\uart|I_RS232RX|counter [0]))) # (\uart|I_RS232RX|counter [1] & (\uart|I_RS232RX|counter [2] & 
// (\uart|I_RS232RX|start_bit~q  & \uart|I_RS232RX|counter [0]))) ) ) )

	.dataa(!\uart|I_RS232RX|counter [1]),
	.datab(!\uart|I_RS232RX|counter [2]),
	.datac(!\uart|I_RS232RX|start_bit~q ),
	.datad(!\uart|I_RS232RX|counter [0]),
	.datae(!\uart|I_RS232RX|counter [3]),
	.dataf(!\uart|I_RS232RX|Bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|counter[0]~0 .extended_lut = "off";
defparam \uart|I_RS232RX|counter[0]~0 .lut_mask = 64'h0000800100008000;
defparam \uart|I_RS232RX|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \uart|I_RS232RX|counter~3 (
// Equation(s):
// \uart|I_RS232RX|counter~3_combout  = ( \uart|I_RS232RX|always3~2_combout  & ( (!\uart|I_RS232RX|counter [0] & (!\uart|I_RS232RX|always3~1_combout  $ (\uart|I_RS232RX|counter[0]~0_combout ))) ) ) # ( !\uart|I_RS232RX|always3~2_combout  & ( 
// (!\uart|I_RS232RX|counter [0] & !\uart|I_RS232RX|counter[0]~0_combout ) ) )

	.dataa(!\uart|I_RS232RX|counter [0]),
	.datab(!\uart|I_RS232RX|always3~1_combout ),
	.datac(!\uart|I_RS232RX|counter[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|counter~3 .extended_lut = "off";
defparam \uart|I_RS232RX|counter~3 .lut_mask = 64'hA0A0A0A082828282;
defparam \uart|I_RS232RX|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \uart|I_RS232RX|counter[0] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|counter[0] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \uart|I_RS232RX|always3~1 (
// Equation(s):
// \uart|I_RS232RX|always3~1_combout  = ( \uart|I_RS232RX|counter [2] & ( (\uart|I_RS232RX|counter [0] & (\uart|I_RS232RX|counter [3] & \uart|I_RS232RX|counter [1])) ) )

	.dataa(!\uart|I_RS232RX|counter [0]),
	.datab(gnd),
	.datac(!\uart|I_RS232RX|counter [3]),
	.datad(!\uart|I_RS232RX|counter [1]),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|always3~1 .extended_lut = "off";
defparam \uart|I_RS232RX|always3~1 .lut_mask = 64'h0000000000050005;
defparam \uart|I_RS232RX|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \uart|I_RS232RX|always3~3 (
// Equation(s):
// \uart|I_RS232RX|always3~3_combout  = ( !\uart|I_RS232RX|Bit [0] & ( \uart|I_RS232RX|Bit [3] & ( (\uart|I_RS232RX|always3~1_combout  & (\rx~input_o  & (!\uart|I_RS232RX|Bit [1] & !\uart|I_RS232RX|Bit [2]))) ) ) )

	.dataa(!\uart|I_RS232RX|always3~1_combout ),
	.datab(!\rx~input_o ),
	.datac(!\uart|I_RS232RX|Bit [1]),
	.datad(!\uart|I_RS232RX|Bit [2]),
	.datae(!\uart|I_RS232RX|Bit [0]),
	.dataf(!\uart|I_RS232RX|Bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|always3~3 .extended_lut = "off";
defparam \uart|I_RS232RX|always3~3 .lut_mask = 64'h0000000010000000;
defparam \uart|I_RS232RX|always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N44
dffeas \uart|I_RS232RX|RxDone (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(\uart|I_RS232RX|always3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxDone .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxDone .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N51
cyclonev_lcell_comb \uart|I_RS232RX|Next.READ~0 (
// Equation(s):
// \uart|I_RS232RX|Next.READ~0_combout  = ( \rx~input_o  & ( \uart|I_RS232RX|State.READ~q  & ( !\uart|I_RS232RX|RxDone~q  ) ) ) # ( !\rx~input_o  & ( \uart|I_RS232RX|State.READ~q  & ( !\uart|I_RS232RX|RxDone~q  ) ) ) # ( !\rx~input_o  & ( 
// !\uart|I_RS232RX|State.READ~q  ) )

	.dataa(!\uart|I_RS232RX|RxDone~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rx~input_o ),
	.dataf(!\uart|I_RS232RX|State.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Next.READ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Next.READ~0 .extended_lut = "off";
defparam \uart|I_RS232RX|Next.READ~0 .lut_mask = 64'hFFFF0000AAAAAAAA;
defparam \uart|I_RS232RX|Next.READ~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \uart|I_RS232RX|State.READ~feeder (
// Equation(s):
// \uart|I_RS232RX|State.READ~feeder_combout  = ( \uart|I_RS232RX|Next.READ~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Next.READ~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|State.READ~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|State.READ~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|State.READ~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|State.READ~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \uart|I_RS232RX|State.READ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|State.READ~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|State.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|State.READ .is_wysiwyg = "true";
defparam \uart|I_RS232RX|State.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N6
cyclonev_lcell_comb \uart|I_RS232RX|Read_data[0]~0 (
// Equation(s):
// \uart|I_RS232RX|Read_data[0]~0_combout  = ( \uart|I_RS232RX|always3~0_combout  & ( \uart|I_RS232RX|State.READ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart|I_RS232RX|State.READ~q ),
	.datae(!\uart|I_RS232RX|always3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[0]~0 .extended_lut = "off";
defparam \uart|I_RS232RX|Read_data[0]~0 .lut_mask = 64'h000000FF000000FF;
defparam \uart|I_RS232RX|Read_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \uart|I_RS232RX|Read_data[7] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\rx~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[7] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \uart|I_RS232RX|Read_data[6] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[6] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \uart|I_RS232RX|Read_data[5]~feeder (
// Equation(s):
// \uart|I_RS232RX|Read_data[5]~feeder_combout  = \uart|I_RS232RX|Read_data [6]

	.dataa(!\uart|I_RS232RX|Read_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Read_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[5]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|Read_data[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \uart|I_RS232RX|Read_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N41
dffeas \uart|I_RS232RX|Read_data[5] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(\uart|I_RS232RX|Read_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[5] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \uart|I_RS232RX|Read_data[4] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[4] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \uart|I_RS232RX|Read_data[3] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[3] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \uart|I_RS232RX|Read_data[2] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[2] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N18
cyclonev_lcell_comb \uart|I_RS232RX|Read_data[1]~feeder (
// Equation(s):
// \uart|I_RS232RX|Read_data[1]~feeder_combout  = \uart|I_RS232RX|Read_data [2]

	.dataa(gnd),
	.datab(!\uart|I_RS232RX|Read_data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Read_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[1]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|Read_data[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \uart|I_RS232RX|Read_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N20
dffeas \uart|I_RS232RX|Read_data[1] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(\uart|I_RS232RX|Read_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[1] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N12
cyclonev_lcell_comb \uart|I_RS232RX|Read_data[0]~feeder (
// Equation(s):
// \uart|I_RS232RX|Read_data[0]~feeder_combout  = \uart|I_RS232RX|Read_data [1]

	.dataa(gnd),
	.datab(!\uart|I_RS232RX|Read_data [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|Read_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[0]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|Read_data[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \uart|I_RS232RX|Read_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N13
dffeas \uart|I_RS232RX|Read_data[0] (
	.clk(\uart|I_BAUDGEN|Equal0~combout ),
	.d(\uart|I_RS232RX|Read_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|I_RS232RX|Read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|Read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|Read_data[0] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|Read_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \uart|I_RS232RX|RxData[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[0] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N48
cyclonev_lcell_comb \uart|I_RS232RX|RxData[1]~feeder (
// Equation(s):
// \uart|I_RS232RX|RxData[1]~feeder_combout  = ( \uart|I_RS232RX|Read_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Read_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|RxData[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[1]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|RxData[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|RxData[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N50
dffeas \uart|I_RS232RX|RxData[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|RxData[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[1] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N30
cyclonev_lcell_comb \uart|I_RS232RX|RxData[2]~feeder (
// Equation(s):
// \uart|I_RS232RX|RxData[2]~feeder_combout  = ( \uart|I_RS232RX|Read_data [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Read_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|RxData[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[2]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|RxData[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|RxData[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \uart|I_RS232RX|RxData[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|RxData[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[2] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N8
dffeas \uart|I_RS232RX|RxData[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[3] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \uart|I_RS232RX|RxData[4]~feeder (
// Equation(s):
// \uart|I_RS232RX|RxData[4]~feeder_combout  = ( \uart|I_RS232RX|Read_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Read_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|RxData[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[4]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|RxData[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|RxData[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \uart|I_RS232RX|RxData[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|RxData[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[4] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \uart|I_RS232RX|RxData[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|Read_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[5] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N3
cyclonev_lcell_comb \uart|I_RS232RX|RxData[6]~feeder (
// Equation(s):
// \uart|I_RS232RX|RxData[6]~feeder_combout  = ( \uart|I_RS232RX|Read_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Read_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|RxData[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[6]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|RxData[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|RxData[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \uart|I_RS232RX|RxData[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|RxData[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[6] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N21
cyclonev_lcell_comb \uart|I_RS232RX|RxData[7]~feeder (
// Equation(s):
// \uart|I_RS232RX|RxData[7]~feeder_combout  = ( \uart|I_RS232RX|Read_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|Read_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart|I_RS232RX|RxData[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[7]~feeder .extended_lut = "off";
defparam \uart|I_RS232RX|RxData[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart|I_RS232RX|RxData[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \uart|I_RS232RX|RxData[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\uart|I_RS232RX|RxData[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|I_RS232RX|RxData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|I_RS232RX|RxData[7] .is_wysiwyg = "true";
defparam \uart|I_RS232RX|RxData[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \counterRX|LessThan0~1 (
// Equation(s):
// \counterRX|LessThan0~1_combout  = ( !\counterRX|byte_count [10] & ( !\counterRX|byte_count [13] & ( (!\counterRX|byte_count [9] & (!\counterRX|byte_count [11] & !\counterRX|byte_count [12])) ) ) )

	.dataa(!\counterRX|byte_count [9]),
	.datab(gnd),
	.datac(!\counterRX|byte_count [11]),
	.datad(!\counterRX|byte_count [12]),
	.datae(!\counterRX|byte_count [10]),
	.dataf(!\counterRX|byte_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|LessThan0~1 .extended_lut = "off";
defparam \counterRX|LessThan0~1 .lut_mask = 64'hA000000000000000;
defparam \counterRX|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \counterRX|LessThan0~0 (
// Equation(s):
// \counterRX|LessThan0~0_combout  = ( !\counterRX|byte_count [5] & ( !\counterRX|byte_count [6] & ( (!\counterRX|byte_count [3] & (!\counterRX|byte_count [4] & !\counterRX|byte_count [7])) ) ) )

	.dataa(gnd),
	.datab(!\counterRX|byte_count [3]),
	.datac(!\counterRX|byte_count [4]),
	.datad(!\counterRX|byte_count [7]),
	.datae(!\counterRX|byte_count [5]),
	.dataf(!\counterRX|byte_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|LessThan0~0 .extended_lut = "off";
defparam \counterRX|LessThan0~0 .lut_mask = 64'hC000000000000000;
defparam \counterRX|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \counterRX|Add0~121 (
// Equation(s):
// \counterRX|Add0~121_sumout  = SUM(( \counterRX|byte_count [1] ) + ( \counterRX|byte_count [0] ) + ( !VCC ))
// \counterRX|Add0~122  = CARRY(( \counterRX|byte_count [1] ) + ( \counterRX|byte_count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [0]),
	.datad(!\counterRX|byte_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~121_sumout ),
	.cout(\counterRX|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~121 .extended_lut = "off";
defparam \counterRX|Add0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \counterRX|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N45
cyclonev_lcell_comb \counterRX|Add0~5 (
// Equation(s):
// \counterRX|Add0~5_sumout  = SUM(( \counterRX|byte_count [16] ) + ( GND ) + ( \counterRX|Add0~114  ))
// \counterRX|Add0~6  = CARRY(( \counterRX|byte_count [16] ) + ( GND ) + ( \counterRX|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~5_sumout ),
	.cout(\counterRX|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~5 .extended_lut = "off";
defparam \counterRX|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \counterRX|Add0~13 (
// Equation(s):
// \counterRX|Add0~13_sumout  = SUM(( \counterRX|byte_count [17] ) + ( GND ) + ( \counterRX|Add0~6  ))
// \counterRX|Add0~14  = CARRY(( \counterRX|byte_count [17] ) + ( GND ) + ( \counterRX|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~13_sumout ),
	.cout(\counterRX|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~13 .extended_lut = "off";
defparam \counterRX|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \counterRX|byte_count[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[17] .is_wysiwyg = "true";
defparam \counterRX|byte_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \counterRX|Add0~9 (
// Equation(s):
// \counterRX|Add0~9_sumout  = SUM(( \counterRX|byte_count [18] ) + ( GND ) + ( \counterRX|Add0~14  ))
// \counterRX|Add0~10  = CARRY(( \counterRX|byte_count [18] ) + ( GND ) + ( \counterRX|Add0~14  ))

	.dataa(!\counterRX|byte_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~9_sumout ),
	.cout(\counterRX|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~9 .extended_lut = "off";
defparam \counterRX|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \counterRX|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N53
dffeas \counterRX|byte_count[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[18] .is_wysiwyg = "true";
defparam \counterRX|byte_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \counterRX|Add0~61 (
// Equation(s):
// \counterRX|Add0~61_sumout  = SUM(( \counterRX|byte_count [19] ) + ( GND ) + ( \counterRX|Add0~10  ))
// \counterRX|Add0~62  = CARRY(( \counterRX|byte_count [19] ) + ( GND ) + ( \counterRX|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~61_sumout ),
	.cout(\counterRX|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~61 .extended_lut = "off";
defparam \counterRX|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N56
dffeas \counterRX|byte_count[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[19] .is_wysiwyg = "true";
defparam \counterRX|byte_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N57
cyclonev_lcell_comb \counterRX|Add0~57 (
// Equation(s):
// \counterRX|Add0~57_sumout  = SUM(( \counterRX|byte_count [20] ) + ( GND ) + ( \counterRX|Add0~62  ))
// \counterRX|Add0~58  = CARRY(( \counterRX|byte_count [20] ) + ( GND ) + ( \counterRX|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~57_sumout ),
	.cout(\counterRX|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~57 .extended_lut = "off";
defparam \counterRX|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \counterRX|byte_count[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\counterRX|Add0~57_sumout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[20] .is_wysiwyg = "true";
defparam \counterRX|byte_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \counterRX|Add0~53 (
// Equation(s):
// \counterRX|Add0~53_sumout  = SUM(( \counterRX|byte_count [21] ) + ( GND ) + ( \counterRX|Add0~58  ))
// \counterRX|Add0~54  = CARRY(( \counterRX|byte_count [21] ) + ( GND ) + ( \counterRX|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~53_sumout ),
	.cout(\counterRX|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~53 .extended_lut = "off";
defparam \counterRX|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \counterRX|byte_count[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[21] .is_wysiwyg = "true";
defparam \counterRX|byte_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N3
cyclonev_lcell_comb \counterRX|Add0~49 (
// Equation(s):
// \counterRX|Add0~49_sumout  = SUM(( \counterRX|byte_count [22] ) + ( GND ) + ( \counterRX|Add0~54  ))
// \counterRX|Add0~50  = CARRY(( \counterRX|byte_count [22] ) + ( GND ) + ( \counterRX|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~49_sumout ),
	.cout(\counterRX|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~49 .extended_lut = "off";
defparam \counterRX|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \counterRX|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N5
dffeas \counterRX|byte_count[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[22] .is_wysiwyg = "true";
defparam \counterRX|byte_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \counterRX|Add0~45 (
// Equation(s):
// \counterRX|Add0~45_sumout  = SUM(( \counterRX|byte_count [23] ) + ( GND ) + ( \counterRX|Add0~50  ))
// \counterRX|Add0~46  = CARRY(( \counterRX|byte_count [23] ) + ( GND ) + ( \counterRX|Add0~50  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~45_sumout ),
	.cout(\counterRX|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~45 .extended_lut = "off";
defparam \counterRX|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \counterRX|byte_count[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[23] .is_wysiwyg = "true";
defparam \counterRX|byte_count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N9
cyclonev_lcell_comb \counterRX|Add0~41 (
// Equation(s):
// \counterRX|Add0~41_sumout  = SUM(( \counterRX|byte_count [24] ) + ( GND ) + ( \counterRX|Add0~46  ))
// \counterRX|Add0~42  = CARRY(( \counterRX|byte_count [24] ) + ( GND ) + ( \counterRX|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~41_sumout ),
	.cout(\counterRX|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~41 .extended_lut = "off";
defparam \counterRX|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N11
dffeas \counterRX|byte_count[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[24] .is_wysiwyg = "true";
defparam \counterRX|byte_count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \counterRX|Add0~37 (
// Equation(s):
// \counterRX|Add0~37_sumout  = SUM(( \counterRX|byte_count [25] ) + ( GND ) + ( \counterRX|Add0~42  ))
// \counterRX|Add0~38  = CARRY(( \counterRX|byte_count [25] ) + ( GND ) + ( \counterRX|Add0~42  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~37_sumout ),
	.cout(\counterRX|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~37 .extended_lut = "off";
defparam \counterRX|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N14
dffeas \counterRX|byte_count[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[25] .is_wysiwyg = "true";
defparam \counterRX|byte_count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N15
cyclonev_lcell_comb \counterRX|Add0~33 (
// Equation(s):
// \counterRX|Add0~33_sumout  = SUM(( \counterRX|byte_count [26] ) + ( GND ) + ( \counterRX|Add0~38  ))
// \counterRX|Add0~34  = CARRY(( \counterRX|byte_count [26] ) + ( GND ) + ( \counterRX|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~33_sumout ),
	.cout(\counterRX|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~33 .extended_lut = "off";
defparam \counterRX|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N17
dffeas \counterRX|byte_count[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[26] .is_wysiwyg = "true";
defparam \counterRX|byte_count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \counterRX|Add0~29 (
// Equation(s):
// \counterRX|Add0~29_sumout  = SUM(( \counterRX|byte_count [27] ) + ( GND ) + ( \counterRX|Add0~34  ))
// \counterRX|Add0~30  = CARRY(( \counterRX|byte_count [27] ) + ( GND ) + ( \counterRX|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~29_sumout ),
	.cout(\counterRX|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~29 .extended_lut = "off";
defparam \counterRX|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \counterRX|byte_count[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[27] .is_wysiwyg = "true";
defparam \counterRX|byte_count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N21
cyclonev_lcell_comb \counterRX|Add0~25 (
// Equation(s):
// \counterRX|Add0~25_sumout  = SUM(( \counterRX|byte_count [28] ) + ( GND ) + ( \counterRX|Add0~30  ))
// \counterRX|Add0~26  = CARRY(( \counterRX|byte_count [28] ) + ( GND ) + ( \counterRX|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~25_sumout ),
	.cout(\counterRX|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~25 .extended_lut = "off";
defparam \counterRX|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \counterRX|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N23
dffeas \counterRX|byte_count[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[28] .is_wysiwyg = "true";
defparam \counterRX|byte_count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \counterRX|Add0~21 (
// Equation(s):
// \counterRX|Add0~21_sumout  = SUM(( \counterRX|byte_count [29] ) + ( GND ) + ( \counterRX|Add0~26  ))
// \counterRX|Add0~22  = CARRY(( \counterRX|byte_count [29] ) + ( GND ) + ( \counterRX|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~21_sumout ),
	.cout(\counterRX|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~21 .extended_lut = "off";
defparam \counterRX|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N26
dffeas \counterRX|byte_count[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[29] .is_wysiwyg = "true";
defparam \counterRX|byte_count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N27
cyclonev_lcell_comb \counterRX|Add0~17 (
// Equation(s):
// \counterRX|Add0~17_sumout  = SUM(( \counterRX|byte_count [30] ) + ( GND ) + ( \counterRX|Add0~22  ))
// \counterRX|Add0~18  = CARRY(( \counterRX|byte_count [30] ) + ( GND ) + ( \counterRX|Add0~22  ))

	.dataa(!\counterRX|byte_count [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~17_sumout ),
	.cout(\counterRX|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~17 .extended_lut = "off";
defparam \counterRX|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \counterRX|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \counterRX|byte_count[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[30] .is_wysiwyg = "true";
defparam \counterRX|byte_count[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \counterRX|Add0~1 (
// Equation(s):
// \counterRX|Add0~1_sumout  = SUM(( \counterRX|byte_count [31] ) + ( GND ) + ( \counterRX|Add0~18  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~1 .extended_lut = "off";
defparam \counterRX|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N32
dffeas \counterRX|byte_count[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[31] .is_wysiwyg = "true";
defparam \counterRX|byte_count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \counterRX|always0~2 (
// Equation(s):
// \counterRX|always0~2_combout  = ( !\counterRX|byte_count [19] & ( !\counterRX|byte_count [24] & ( (!\counterRX|byte_count [22] & (!\counterRX|byte_count [20] & (!\counterRX|byte_count [21] & !\counterRX|byte_count [23]))) ) ) )

	.dataa(!\counterRX|byte_count [22]),
	.datab(!\counterRX|byte_count [20]),
	.datac(!\counterRX|byte_count [21]),
	.datad(!\counterRX|byte_count [23]),
	.datae(!\counterRX|byte_count [19]),
	.dataf(!\counterRX|byte_count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|always0~2 .extended_lut = "off";
defparam \counterRX|always0~2 .lut_mask = 64'h8000000000000000;
defparam \counterRX|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \counterRX|always0~0 (
// Equation(s):
// \counterRX|always0~0_combout  = ( !\counterRX|byte_count [18] & ( !\counterRX|byte_count [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [17]),
	.datae(gnd),
	.dataf(!\counterRX|byte_count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|always0~0 .extended_lut = "off";
defparam \counterRX|always0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \counterRX|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \counterRX|always0~1 (
// Equation(s):
// \counterRX|always0~1_combout  = ( !\counterRX|byte_count [30] & ( !\counterRX|byte_count [29] & ( (!\counterRX|byte_count [27] & (!\counterRX|byte_count [26] & (!\counterRX|byte_count [28] & !\counterRX|byte_count [25]))) ) ) )

	.dataa(!\counterRX|byte_count [27]),
	.datab(!\counterRX|byte_count [26]),
	.datac(!\counterRX|byte_count [28]),
	.datad(!\counterRX|byte_count [25]),
	.datae(!\counterRX|byte_count [30]),
	.dataf(!\counterRX|byte_count [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|always0~1 .extended_lut = "off";
defparam \counterRX|always0~1 .lut_mask = 64'h8000000000000000;
defparam \counterRX|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \counterRX|always0~3 (
// Equation(s):
// \counterRX|always0~3_combout  = ( \counterRX|always0~1_combout  & ( (\counterRX|always0~2_combout  & \counterRX|always0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|always0~2_combout ),
	.datad(!\counterRX|always0~0_combout ),
	.datae(gnd),
	.dataf(!\counterRX|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|always0~3 .extended_lut = "off";
defparam \counterRX|always0~3 .lut_mask = 64'h00000000000F000F;
defparam \counterRX|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \counterRX|rxDone_prev~0 (
// Equation(s):
// \counterRX|rxDone_prev~0_combout  = ( !\uart|I_RS232RX|RxDone~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxDone~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|rxDone_prev~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|rxDone_prev~0 .extended_lut = "off";
defparam \counterRX|rxDone_prev~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \counterRX|rxDone_prev~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N35
dffeas \counterRX|rxDone_prev (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|rxDone_prev~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|rxDone_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|rxDone_prev .is_wysiwyg = "true";
defparam \counterRX|rxDone_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \counterRX|always0~4 (
// Equation(s):
// \counterRX|always0~4_combout  = ( \counterRX|rxDone_prev~q  & ( !\counterRX|LessThan0~3_combout  & ( (\uart|I_RS232RX|RxDone~q  & (!\counterRX|byte_count [31] & \counterRX|always0~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\uart|I_RS232RX|RxDone~q ),
	.datac(!\counterRX|byte_count [31]),
	.datad(!\counterRX|always0~3_combout ),
	.datae(!\counterRX|rxDone_prev~q ),
	.dataf(!\counterRX|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|always0~4 .extended_lut = "off";
defparam \counterRX|always0~4 .lut_mask = 64'h0000003000000000;
defparam \counterRX|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \counterRX|byte_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[1] .is_wysiwyg = "true";
defparam \counterRX|byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \counterRX|LessThan0~2 (
// Equation(s):
// \counterRX|LessThan0~2_combout  = ( !\counterRX|byte_count [14] & ( (!\counterRX|byte_count [15] & (!\counterRX|byte_count [0] & !\counterRX|byte_count [1])) ) )

	.dataa(gnd),
	.datab(!\counterRX|byte_count [15]),
	.datac(!\counterRX|byte_count [0]),
	.datad(!\counterRX|byte_count [1]),
	.datae(gnd),
	.dataf(!\counterRX|byte_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|LessThan0~2 .extended_lut = "off";
defparam \counterRX|LessThan0~2 .lut_mask = 64'hC000C00000000000;
defparam \counterRX|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \counterRX|LessThan0~3 (
// Equation(s):
// \counterRX|LessThan0~3_combout  = ( \counterRX|LessThan0~0_combout  & ( \counterRX|LessThan0~2_combout  & ( (\counterRX|byte_count [16] & (((!\counterRX|LessThan0~1_combout ) # (\counterRX|byte_count [2])) # (\counterRX|byte_count [8]))) ) ) ) # ( 
// !\counterRX|LessThan0~0_combout  & ( \counterRX|LessThan0~2_combout  & ( \counterRX|byte_count [16] ) ) ) # ( \counterRX|LessThan0~0_combout  & ( !\counterRX|LessThan0~2_combout  & ( \counterRX|byte_count [16] ) ) ) # ( !\counterRX|LessThan0~0_combout  & 
// ( !\counterRX|LessThan0~2_combout  & ( \counterRX|byte_count [16] ) ) )

	.dataa(!\counterRX|byte_count [8]),
	.datab(!\counterRX|LessThan0~1_combout ),
	.datac(!\counterRX|byte_count [16]),
	.datad(!\counterRX|byte_count [2]),
	.datae(!\counterRX|LessThan0~0_combout ),
	.dataf(!\counterRX|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|LessThan0~3 .extended_lut = "off";
defparam \counterRX|LessThan0~3 .lut_mask = 64'h0F0F0F0F0F0F0D0F;
defparam \counterRX|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \counterRX|byte_count[0]~0 (
// Equation(s):
// \counterRX|byte_count[0]~0_combout  = ( \counterRX|byte_count [0] & ( \uart|I_RS232RX|RxDone~q  & ( ((!\counterRX|always0~3_combout ) # ((!\counterRX|rxDone_prev~q ) # (\counterRX|byte_count [31]))) # (\counterRX|LessThan0~3_combout ) ) ) ) # ( 
// !\counterRX|byte_count [0] & ( \uart|I_RS232RX|RxDone~q  & ( (!\counterRX|LessThan0~3_combout  & (\counterRX|always0~3_combout  & (!\counterRX|byte_count [31] & \counterRX|rxDone_prev~q ))) ) ) ) # ( \counterRX|byte_count [0] & ( !\uart|I_RS232RX|RxDone~q 
//  ) )

	.dataa(!\counterRX|LessThan0~3_combout ),
	.datab(!\counterRX|always0~3_combout ),
	.datac(!\counterRX|byte_count [31]),
	.datad(!\counterRX|rxDone_prev~q ),
	.datae(!\counterRX|byte_count [0]),
	.dataf(!\uart|I_RS232RX|RxDone~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterRX|byte_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterRX|byte_count[0]~0 .extended_lut = "off";
defparam \counterRX|byte_count[0]~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \counterRX|byte_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \counterRX|byte_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|byte_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[0] .is_wysiwyg = "true";
defparam \counterRX|byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N3
cyclonev_lcell_comb \counterRX|Add0~69 (
// Equation(s):
// \counterRX|Add0~69_sumout  = SUM(( \counterRX|byte_count [2] ) + ( GND ) + ( \counterRX|Add0~122  ))
// \counterRX|Add0~70  = CARRY(( \counterRX|byte_count [2] ) + ( GND ) + ( \counterRX|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~69_sumout ),
	.cout(\counterRX|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~69 .extended_lut = "off";
defparam \counterRX|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \counterRX|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N5
dffeas \counterRX|byte_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[2] .is_wysiwyg = "true";
defparam \counterRX|byte_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \counterRX|Add0~89 (
// Equation(s):
// \counterRX|Add0~89_sumout  = SUM(( \counterRX|byte_count [3] ) + ( GND ) + ( \counterRX|Add0~70  ))
// \counterRX|Add0~90  = CARRY(( \counterRX|byte_count [3] ) + ( GND ) + ( \counterRX|Add0~70  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~89_sumout ),
	.cout(\counterRX|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~89 .extended_lut = "off";
defparam \counterRX|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N8
dffeas \counterRX|byte_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[3] .is_wysiwyg = "true";
defparam \counterRX|byte_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N9
cyclonev_lcell_comb \counterRX|Add0~85 (
// Equation(s):
// \counterRX|Add0~85_sumout  = SUM(( \counterRX|byte_count [4] ) + ( GND ) + ( \counterRX|Add0~90  ))
// \counterRX|Add0~86  = CARRY(( \counterRX|byte_count [4] ) + ( GND ) + ( \counterRX|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~85_sumout ),
	.cout(\counterRX|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~85 .extended_lut = "off";
defparam \counterRX|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N11
dffeas \counterRX|byte_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[4] .is_wysiwyg = "true";
defparam \counterRX|byte_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \counterRX|Add0~81 (
// Equation(s):
// \counterRX|Add0~81_sumout  = SUM(( \counterRX|byte_count [5] ) + ( GND ) + ( \counterRX|Add0~86  ))
// \counterRX|Add0~82  = CARRY(( \counterRX|byte_count [5] ) + ( GND ) + ( \counterRX|Add0~86  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~81_sumout ),
	.cout(\counterRX|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~81 .extended_lut = "off";
defparam \counterRX|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N14
dffeas \counterRX|byte_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[5] .is_wysiwyg = "true";
defparam \counterRX|byte_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N15
cyclonev_lcell_comb \counterRX|Add0~77 (
// Equation(s):
// \counterRX|Add0~77_sumout  = SUM(( \counterRX|byte_count [6] ) + ( GND ) + ( \counterRX|Add0~82  ))
// \counterRX|Add0~78  = CARRY(( \counterRX|byte_count [6] ) + ( GND ) + ( \counterRX|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~77_sumout ),
	.cout(\counterRX|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~77 .extended_lut = "off";
defparam \counterRX|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N17
dffeas \counterRX|byte_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[6] .is_wysiwyg = "true";
defparam \counterRX|byte_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \counterRX|Add0~73 (
// Equation(s):
// \counterRX|Add0~73_sumout  = SUM(( \counterRX|byte_count [7] ) + ( GND ) + ( \counterRX|Add0~78  ))
// \counterRX|Add0~74  = CARRY(( \counterRX|byte_count [7] ) + ( GND ) + ( \counterRX|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~73_sumout ),
	.cout(\counterRX|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~73 .extended_lut = "off";
defparam \counterRX|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N20
dffeas \counterRX|byte_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[7] .is_wysiwyg = "true";
defparam \counterRX|byte_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N21
cyclonev_lcell_comb \counterRX|Add0~65 (
// Equation(s):
// \counterRX|Add0~65_sumout  = SUM(( \counterRX|byte_count [8] ) + ( GND ) + ( \counterRX|Add0~74  ))
// \counterRX|Add0~66  = CARRY(( \counterRX|byte_count [8] ) + ( GND ) + ( \counterRX|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~65_sumout ),
	.cout(\counterRX|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~65 .extended_lut = "off";
defparam \counterRX|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \counterRX|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N23
dffeas \counterRX|byte_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[8] .is_wysiwyg = "true";
defparam \counterRX|byte_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \counterRX|Add0~109 (
// Equation(s):
// \counterRX|Add0~109_sumout  = SUM(( \counterRX|byte_count [9] ) + ( GND ) + ( \counterRX|Add0~66  ))
// \counterRX|Add0~110  = CARRY(( \counterRX|byte_count [9] ) + ( GND ) + ( \counterRX|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~109_sumout ),
	.cout(\counterRX|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~109 .extended_lut = "off";
defparam \counterRX|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N26
dffeas \counterRX|byte_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[9] .is_wysiwyg = "true";
defparam \counterRX|byte_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \counterRX|Add0~105 (
// Equation(s):
// \counterRX|Add0~105_sumout  = SUM(( \counterRX|byte_count [10] ) + ( GND ) + ( \counterRX|Add0~110  ))
// \counterRX|Add0~106  = CARRY(( \counterRX|byte_count [10] ) + ( GND ) + ( \counterRX|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~105_sumout ),
	.cout(\counterRX|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~105 .extended_lut = "off";
defparam \counterRX|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \counterRX|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N29
dffeas \counterRX|byte_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[10] .is_wysiwyg = "true";
defparam \counterRX|byte_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \counterRX|Add0~101 (
// Equation(s):
// \counterRX|Add0~101_sumout  = SUM(( \counterRX|byte_count [11] ) + ( GND ) + ( \counterRX|Add0~106  ))
// \counterRX|Add0~102  = CARRY(( \counterRX|byte_count [11] ) + ( GND ) + ( \counterRX|Add0~106  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~101_sumout ),
	.cout(\counterRX|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~101 .extended_lut = "off";
defparam \counterRX|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N32
dffeas \counterRX|byte_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[11] .is_wysiwyg = "true";
defparam \counterRX|byte_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N33
cyclonev_lcell_comb \counterRX|Add0~97 (
// Equation(s):
// \counterRX|Add0~97_sumout  = SUM(( \counterRX|byte_count [12] ) + ( GND ) + ( \counterRX|Add0~102  ))
// \counterRX|Add0~98  = CARRY(( \counterRX|byte_count [12] ) + ( GND ) + ( \counterRX|Add0~102  ))

	.dataa(!\counterRX|byte_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~97_sumout ),
	.cout(\counterRX|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~97 .extended_lut = "off";
defparam \counterRX|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \counterRX|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N35
dffeas \counterRX|byte_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[12] .is_wysiwyg = "true";
defparam \counterRX|byte_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \counterRX|Add0~93 (
// Equation(s):
// \counterRX|Add0~93_sumout  = SUM(( \counterRX|byte_count [13] ) + ( GND ) + ( \counterRX|Add0~98  ))
// \counterRX|Add0~94  = CARRY(( \counterRX|byte_count [13] ) + ( GND ) + ( \counterRX|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~93_sumout ),
	.cout(\counterRX|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~93 .extended_lut = "off";
defparam \counterRX|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \counterRX|byte_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[13] .is_wysiwyg = "true";
defparam \counterRX|byte_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N39
cyclonev_lcell_comb \counterRX|Add0~117 (
// Equation(s):
// \counterRX|Add0~117_sumout  = SUM(( \counterRX|byte_count [14] ) + ( GND ) + ( \counterRX|Add0~94  ))
// \counterRX|Add0~118  = CARRY(( \counterRX|byte_count [14] ) + ( GND ) + ( \counterRX|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~117_sumout ),
	.cout(\counterRX|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~117 .extended_lut = "off";
defparam \counterRX|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \counterRX|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N41
dffeas \counterRX|byte_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[14] .is_wysiwyg = "true";
defparam \counterRX|byte_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \counterRX|Add0~113 (
// Equation(s):
// \counterRX|Add0~113_sumout  = SUM(( \counterRX|byte_count [15] ) + ( GND ) + ( \counterRX|Add0~118  ))
// \counterRX|Add0~114  = CARRY(( \counterRX|byte_count [15] ) + ( GND ) + ( \counterRX|Add0~118  ))

	.dataa(gnd),
	.datab(!\counterRX|byte_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counterRX|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counterRX|Add0~113_sumout ),
	.cout(\counterRX|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \counterRX|Add0~113 .extended_lut = "off";
defparam \counterRX|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \counterRX|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N44
dffeas \counterRX|byte_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[15] .is_wysiwyg = "true";
defparam \counterRX|byte_count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N47
dffeas \counterRX|byte_count[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterRX|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterRX|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterRX|byte_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \counterRX|byte_count[16] .is_wysiwyg = "true";
defparam \counterRX|byte_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \mem|wren[1]~0 (
// Equation(s):
// \mem|wren[1]~0_combout  = ( \counterRX|always0~0_combout  & ( (!\counterRX|byte_count [16] & (!\counterRX|byte_count [31] & (\counterRX|always0~1_combout  & \counterRX|always0~2_combout ))) ) )

	.dataa(!\counterRX|byte_count [16]),
	.datab(!\counterRX|byte_count [31]),
	.datac(!\counterRX|always0~1_combout ),
	.datad(!\counterRX|always0~2_combout ),
	.datae(gnd),
	.dataf(!\counterRX|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[1]~0 .extended_lut = "off";
defparam \mem|wren[1]~0 .lut_mask = 64'h0000000000080008;
defparam \mem|wren[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \address_out|rxDone_prev~0 (
// Equation(s):
// \address_out|rxDone_prev~0_combout  = ( !\npu|Equal0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|rxDone_prev~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|rxDone_prev~0 .extended_lut = "off";
defparam \address_out|rxDone_prev~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \address_out|rxDone_prev~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N5
dffeas \address_out|rxDone_prev (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|rxDone_prev~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|rxDone_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|rxDone_prev .is_wysiwyg = "true";
defparam \address_out|rxDone_prev .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N58
dffeas \address_out|byte_count[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[20]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \address_out|always0~0 (
// Equation(s):
// \address_out|always0~0_combout  = ( !\address_out|byte_count [15] & ( !\address_out|byte_count [14] & ( (!\address_out|byte_count [18] & (!\address_out|byte_count [17] & (!\address_out|byte_count [19] & !\address_out|byte_count [16]))) ) ) )

	.dataa(!\address_out|byte_count [18]),
	.datab(!\address_out|byte_count [17]),
	.datac(!\address_out|byte_count [19]),
	.datad(!\address_out|byte_count [16]),
	.datae(!\address_out|byte_count [15]),
	.dataf(!\address_out|byte_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|always0~0 .extended_lut = "off";
defparam \address_out|always0~0 .lut_mask = 64'h8000000000000000;
defparam \address_out|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \address_out|always0~2 (
// Equation(s):
// \address_out|always0~2_combout  = ( !\address_out|byte_count [25] & ( (!\address_out|byte_count [22] & (!\address_out|byte_count [24] & (!\address_out|byte_count [23] & !\address_out|byte_count [21]))) ) )

	.dataa(!\address_out|byte_count [22]),
	.datab(!\address_out|byte_count [24]),
	.datac(!\address_out|byte_count [23]),
	.datad(!\address_out|byte_count [21]),
	.datae(gnd),
	.dataf(!\address_out|byte_count [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|always0~2 .extended_lut = "off";
defparam \address_out|always0~2 .lut_mask = 64'h8000800000000000;
defparam \address_out|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \address_out|always0~3 (
// Equation(s):
// \address_out|always0~3_combout  = ( \address_out|always0~0_combout  & ( \address_out|always0~2_combout  & ( (!\address_out|byte_count [26] & (!\address_out|byte_count[20]~DUPLICATE_q  & \address_out|always0~1_combout )) ) ) )

	.dataa(!\address_out|byte_count [26]),
	.datab(!\address_out|byte_count[20]~DUPLICATE_q ),
	.datac(!\address_out|always0~1_combout ),
	.datad(gnd),
	.datae(!\address_out|always0~0_combout ),
	.dataf(!\address_out|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|always0~3 .extended_lut = "off";
defparam \address_out|always0~3 .lut_mask = 64'h0000000000000808;
defparam \address_out|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \address_out|always0~4 (
// Equation(s):
// \address_out|always0~4_combout  = ( \address_out|LessThan0~2_combout  & ( \address_out|always0~3_combout  & ( (\npu|Equal0~0_combout  & (\address_out|rxDone_prev~q  & ((!\address_out|byte_count [13]) # (!\address_out|byte_count [0])))) ) ) ) # ( 
// !\address_out|LessThan0~2_combout  & ( \address_out|always0~3_combout  & ( (!\address_out|byte_count [13] & (\npu|Equal0~0_combout  & \address_out|rxDone_prev~q )) ) ) )

	.dataa(!\address_out|byte_count [13]),
	.datab(!\npu|Equal0~0_combout ),
	.datac(!\address_out|rxDone_prev~q ),
	.datad(!\address_out|byte_count [0]),
	.datae(!\address_out|LessThan0~2_combout ),
	.dataf(!\address_out|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|always0~4 .extended_lut = "off";
defparam \address_out|always0~4 .lut_mask = 64'h0000000002020302;
defparam \address_out|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N31
dffeas \address_out|byte_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[11] .is_wysiwyg = "true";
defparam \address_out|byte_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \address_out|LessThan0~0 (
// Equation(s):
// \address_out|LessThan0~0_combout  = ( !\address_out|byte_count [11] & ( !\address_out|byte_count[10]~DUPLICATE_q  & ( (!\address_out|byte_count [9] & (!\address_out|byte_count [8] & !\address_out|byte_count [12])) ) ) )

	.dataa(!\address_out|byte_count [9]),
	.datab(!\address_out|byte_count [8]),
	.datac(!\address_out|byte_count [12]),
	.datad(gnd),
	.datae(!\address_out|byte_count [11]),
	.dataf(!\address_out|byte_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|LessThan0~0 .extended_lut = "off";
defparam \address_out|LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \address_out|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N13
dffeas \address_out|byte_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[5] .is_wysiwyg = "true";
defparam \address_out|byte_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \address_out|LessThan0~1 (
// Equation(s):
// \address_out|LessThan0~1_combout  = ( !\address_out|byte_count [4] & ( !\address_out|byte_count [3] & ( (!\address_out|byte_count [6] & !\address_out|byte_count [5]) ) ) )

	.dataa(gnd),
	.datab(!\address_out|byte_count [6]),
	.datac(!\address_out|byte_count [5]),
	.datad(gnd),
	.datae(!\address_out|byte_count [4]),
	.dataf(!\address_out|byte_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|LessThan0~1 .extended_lut = "off";
defparam \address_out|LessThan0~1 .lut_mask = 64'hC0C0000000000000;
defparam \address_out|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \address_out|byte_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[1] .is_wysiwyg = "true";
defparam \address_out|byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \address_out|Add0~77 (
// Equation(s):
// \address_out|Add0~77_sumout  = SUM(( \address_out|byte_count [1] ) + ( \address_out|byte_count [0] ) + ( !VCC ))
// \address_out|Add0~78  = CARRY(( \address_out|byte_count [1] ) + ( \address_out|byte_count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [0]),
	.datad(!\address_out|byte_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~77_sumout ),
	.cout(\address_out|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~77 .extended_lut = "off";
defparam \address_out|Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_out|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N1
dffeas \address_out|byte_count[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \address_out|LessThan0~2 (
// Equation(s):
// \address_out|LessThan0~2_combout  = ( !\address_out|byte_count [2] & ( (!\address_out|byte_count [7] & (\address_out|LessThan0~0_combout  & (\address_out|LessThan0~1_combout  & !\address_out|byte_count[1]~DUPLICATE_q ))) ) )

	.dataa(!\address_out|byte_count [7]),
	.datab(!\address_out|LessThan0~0_combout ),
	.datac(!\address_out|LessThan0~1_combout ),
	.datad(!\address_out|byte_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\address_out|byte_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|LessThan0~2 .extended_lut = "off";
defparam \address_out|LessThan0~2 .lut_mask = 64'h0200020000000000;
defparam \address_out|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \address_out|byte_count[0]~0 (
// Equation(s):
// \address_out|byte_count[0]~0_combout  = ( \address_out|byte_count [0] & ( \address_out|always0~3_combout  & ( (!\address_out|rxDone_prev~q ) # ((!\npu|Equal0~0_combout ) # (\address_out|byte_count [13])) ) ) ) # ( !\address_out|byte_count [0] & ( 
// \address_out|always0~3_combout  & ( (\address_out|rxDone_prev~q  & (\npu|Equal0~0_combout  & ((!\address_out|byte_count [13]) # (\address_out|LessThan0~2_combout )))) ) ) ) # ( \address_out|byte_count [0] & ( !\address_out|always0~3_combout  ) )

	.dataa(!\address_out|rxDone_prev~q ),
	.datab(!\address_out|byte_count [13]),
	.datac(!\npu|Equal0~0_combout ),
	.datad(!\address_out|LessThan0~2_combout ),
	.datae(!\address_out|byte_count [0]),
	.dataf(!\address_out|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|byte_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|byte_count[0]~0 .extended_lut = "off";
defparam \address_out|byte_count[0]~0 .lut_mask = 64'h0000FFFF0405FBFB;
defparam \address_out|byte_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \address_out|byte_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|byte_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[0] .is_wysiwyg = "true";
defparam \address_out|byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \address_out|Add0~81 (
// Equation(s):
// \address_out|Add0~81_sumout  = SUM(( \address_out|byte_count [2] ) + ( GND ) + ( \address_out|Add0~78  ))
// \address_out|Add0~82  = CARRY(( \address_out|byte_count [2] ) + ( GND ) + ( \address_out|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_out|byte_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~81_sumout ),
	.cout(\address_out|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~81 .extended_lut = "off";
defparam \address_out|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \address_out|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \address_out|byte_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[2] .is_wysiwyg = "true";
defparam \address_out|byte_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \address_out|Add0~85 (
// Equation(s):
// \address_out|Add0~85_sumout  = SUM(( \address_out|byte_count [3] ) + ( GND ) + ( \address_out|Add0~82  ))
// \address_out|Add0~86  = CARRY(( \address_out|byte_count [3] ) + ( GND ) + ( \address_out|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_out|byte_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~85_sumout ),
	.cout(\address_out|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~85 .extended_lut = "off";
defparam \address_out|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \address_out|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N7
dffeas \address_out|byte_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[3] .is_wysiwyg = "true";
defparam \address_out|byte_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N9
cyclonev_lcell_comb \address_out|Add0~89 (
// Equation(s):
// \address_out|Add0~89_sumout  = SUM(( \address_out|byte_count [4] ) + ( GND ) + ( \address_out|Add0~86  ))
// \address_out|Add0~90  = CARRY(( \address_out|byte_count [4] ) + ( GND ) + ( \address_out|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~89_sumout ),
	.cout(\address_out|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~89 .extended_lut = "off";
defparam \address_out|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N11
dffeas \address_out|byte_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[4] .is_wysiwyg = "true";
defparam \address_out|byte_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \address_out|Add0~93 (
// Equation(s):
// \address_out|Add0~93_sumout  = SUM(( \address_out|byte_count[5]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~90  ))
// \address_out|Add0~94  = CARRY(( \address_out|byte_count[5]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~90  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~93_sumout ),
	.cout(\address_out|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~93 .extended_lut = "off";
defparam \address_out|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \address_out|byte_count[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \address_out|Add0~97 (
// Equation(s):
// \address_out|Add0~97_sumout  = SUM(( \address_out|byte_count [6] ) + ( GND ) + ( \address_out|Add0~94  ))
// \address_out|Add0~98  = CARRY(( \address_out|byte_count [6] ) + ( GND ) + ( \address_out|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~97_sumout ),
	.cout(\address_out|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~97 .extended_lut = "off";
defparam \address_out|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N17
dffeas \address_out|byte_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[6] .is_wysiwyg = "true";
defparam \address_out|byte_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \address_out|Add0~101 (
// Equation(s):
// \address_out|Add0~101_sumout  = SUM(( \address_out|byte_count [7] ) + ( GND ) + ( \address_out|Add0~98  ))
// \address_out|Add0~102  = CARRY(( \address_out|byte_count [7] ) + ( GND ) + ( \address_out|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~101_sumout ),
	.cout(\address_out|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~101 .extended_lut = "off";
defparam \address_out|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \address_out|byte_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[7] .is_wysiwyg = "true";
defparam \address_out|byte_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N21
cyclonev_lcell_comb \address_out|Add0~105 (
// Equation(s):
// \address_out|Add0~105_sumout  = SUM(( \address_out|byte_count [8] ) + ( GND ) + ( \address_out|Add0~102  ))
// \address_out|Add0~106  = CARRY(( \address_out|byte_count [8] ) + ( GND ) + ( \address_out|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~105_sumout ),
	.cout(\address_out|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~105 .extended_lut = "off";
defparam \address_out|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N22
dffeas \address_out|byte_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[8] .is_wysiwyg = "true";
defparam \address_out|byte_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \address_out|Add0~109 (
// Equation(s):
// \address_out|Add0~109_sumout  = SUM(( \address_out|byte_count [9] ) + ( GND ) + ( \address_out|Add0~106  ))
// \address_out|Add0~110  = CARRY(( \address_out|byte_count [9] ) + ( GND ) + ( \address_out|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~109_sumout ),
	.cout(\address_out|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~109 .extended_lut = "off";
defparam \address_out|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N26
dffeas \address_out|byte_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[9] .is_wysiwyg = "true";
defparam \address_out|byte_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N27
cyclonev_lcell_comb \address_out|Add0~113 (
// Equation(s):
// \address_out|Add0~113_sumout  = SUM(( \address_out|byte_count[10]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~110  ))
// \address_out|Add0~114  = CARRY(( \address_out|byte_count[10]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~113_sumout ),
	.cout(\address_out|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~113 .extended_lut = "off";
defparam \address_out|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N28
dffeas \address_out|byte_count[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \address_out|Add0~117 (
// Equation(s):
// \address_out|Add0~117_sumout  = SUM(( \address_out|byte_count[11]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~114  ))
// \address_out|Add0~118  = CARRY(( \address_out|byte_count[11]~DUPLICATE_q  ) + ( GND ) + ( \address_out|Add0~114  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~117_sumout ),
	.cout(\address_out|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~117 .extended_lut = "off";
defparam \address_out|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N32
dffeas \address_out|byte_count[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \address_out|Add0~121 (
// Equation(s):
// \address_out|Add0~121_sumout  = SUM(( \address_out|byte_count [12] ) + ( GND ) + ( \address_out|Add0~118  ))
// \address_out|Add0~122  = CARRY(( \address_out|byte_count [12] ) + ( GND ) + ( \address_out|Add0~118  ))

	.dataa(!\address_out|byte_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~121_sumout ),
	.cout(\address_out|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~121 .extended_lut = "off";
defparam \address_out|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \address_out|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N35
dffeas \address_out|byte_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[12] .is_wysiwyg = "true";
defparam \address_out|byte_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \address_out|Add0~1 (
// Equation(s):
// \address_out|Add0~1_sumout  = SUM(( \address_out|byte_count [13] ) + ( GND ) + ( \address_out|Add0~122  ))
// \address_out|Add0~2  = CARRY(( \address_out|byte_count [13] ) + ( GND ) + ( \address_out|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~1_sumout ),
	.cout(\address_out|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~1 .extended_lut = "off";
defparam \address_out|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N38
dffeas \address_out|byte_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[13] .is_wysiwyg = "true";
defparam \address_out|byte_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \address_out|Add0~33 (
// Equation(s):
// \address_out|Add0~33_sumout  = SUM(( \address_out|byte_count [14] ) + ( GND ) + ( \address_out|Add0~2  ))
// \address_out|Add0~34  = CARRY(( \address_out|byte_count [14] ) + ( GND ) + ( \address_out|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~33_sumout ),
	.cout(\address_out|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~33 .extended_lut = "off";
defparam \address_out|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N41
dffeas \address_out|byte_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[14] .is_wysiwyg = "true";
defparam \address_out|byte_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \address_out|Add0~29 (
// Equation(s):
// \address_out|Add0~29_sumout  = SUM(( \address_out|byte_count [15] ) + ( GND ) + ( \address_out|Add0~34  ))
// \address_out|Add0~30  = CARRY(( \address_out|byte_count [15] ) + ( GND ) + ( \address_out|Add0~34  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~29_sumout ),
	.cout(\address_out|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~29 .extended_lut = "off";
defparam \address_out|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N44
dffeas \address_out|byte_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[15] .is_wysiwyg = "true";
defparam \address_out|byte_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \address_out|Add0~25 (
// Equation(s):
// \address_out|Add0~25_sumout  = SUM(( \address_out|byte_count [16] ) + ( GND ) + ( \address_out|Add0~30  ))
// \address_out|Add0~26  = CARRY(( \address_out|byte_count [16] ) + ( GND ) + ( \address_out|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~25_sumout ),
	.cout(\address_out|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~25 .extended_lut = "off";
defparam \address_out|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N47
dffeas \address_out|byte_count[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[16] .is_wysiwyg = "true";
defparam \address_out|byte_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \address_out|Add0~21 (
// Equation(s):
// \address_out|Add0~21_sumout  = SUM(( \address_out|byte_count [17] ) + ( GND ) + ( \address_out|Add0~26  ))
// \address_out|Add0~22  = CARRY(( \address_out|byte_count [17] ) + ( GND ) + ( \address_out|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~21_sumout ),
	.cout(\address_out|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~21 .extended_lut = "off";
defparam \address_out|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N50
dffeas \address_out|byte_count[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[17] .is_wysiwyg = "true";
defparam \address_out|byte_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \address_out|Add0~17 (
// Equation(s):
// \address_out|Add0~17_sumout  = SUM(( \address_out|byte_count [18] ) + ( GND ) + ( \address_out|Add0~22  ))
// \address_out|Add0~18  = CARRY(( \address_out|byte_count [18] ) + ( GND ) + ( \address_out|Add0~22  ))

	.dataa(!\address_out|byte_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~17_sumout ),
	.cout(\address_out|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~17 .extended_lut = "off";
defparam \address_out|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \address_out|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N53
dffeas \address_out|byte_count[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[18] .is_wysiwyg = "true";
defparam \address_out|byte_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \address_out|Add0~13 (
// Equation(s):
// \address_out|Add0~13_sumout  = SUM(( \address_out|byte_count [19] ) + ( GND ) + ( \address_out|Add0~18  ))
// \address_out|Add0~14  = CARRY(( \address_out|byte_count [19] ) + ( GND ) + ( \address_out|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~13_sumout ),
	.cout(\address_out|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~13 .extended_lut = "off";
defparam \address_out|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N56
dffeas \address_out|byte_count[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[19] .is_wysiwyg = "true";
defparam \address_out|byte_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \address_out|Add0~9 (
// Equation(s):
// \address_out|Add0~9_sumout  = SUM(( \address_out|byte_count [20] ) + ( GND ) + ( \address_out|Add0~14  ))
// \address_out|Add0~10  = CARRY(( \address_out|byte_count [20] ) + ( GND ) + ( \address_out|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~9_sumout ),
	.cout(\address_out|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~9 .extended_lut = "off";
defparam \address_out|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N59
dffeas \address_out|byte_count[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[20] .is_wysiwyg = "true";
defparam \address_out|byte_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \address_out|Add0~73 (
// Equation(s):
// \address_out|Add0~73_sumout  = SUM(( \address_out|byte_count [21] ) + ( GND ) + ( \address_out|Add0~10  ))
// \address_out|Add0~74  = CARRY(( \address_out|byte_count [21] ) + ( GND ) + ( \address_out|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~73_sumout ),
	.cout(\address_out|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~73 .extended_lut = "off";
defparam \address_out|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \address_out|byte_count[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[21] .is_wysiwyg = "true";
defparam \address_out|byte_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \address_out|Add0~69 (
// Equation(s):
// \address_out|Add0~69_sumout  = SUM(( \address_out|byte_count [22] ) + ( GND ) + ( \address_out|Add0~74  ))
// \address_out|Add0~70  = CARRY(( \address_out|byte_count [22] ) + ( GND ) + ( \address_out|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_out|byte_count [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~69_sumout ),
	.cout(\address_out|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~69 .extended_lut = "off";
defparam \address_out|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \address_out|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N5
dffeas \address_out|byte_count[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[22] .is_wysiwyg = "true";
defparam \address_out|byte_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \address_out|Add0~65 (
// Equation(s):
// \address_out|Add0~65_sumout  = SUM(( \address_out|byte_count [23] ) + ( GND ) + ( \address_out|Add0~70  ))
// \address_out|Add0~66  = CARRY(( \address_out|byte_count [23] ) + ( GND ) + ( \address_out|Add0~70  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~65_sumout ),
	.cout(\address_out|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~65 .extended_lut = "off";
defparam \address_out|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \address_out|byte_count[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[23] .is_wysiwyg = "true";
defparam \address_out|byte_count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \address_out|Add0~61 (
// Equation(s):
// \address_out|Add0~61_sumout  = SUM(( \address_out|byte_count [24] ) + ( GND ) + ( \address_out|Add0~66  ))
// \address_out|Add0~62  = CARRY(( \address_out|byte_count [24] ) + ( GND ) + ( \address_out|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~61_sumout ),
	.cout(\address_out|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~61 .extended_lut = "off";
defparam \address_out|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N11
dffeas \address_out|byte_count[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[24] .is_wysiwyg = "true";
defparam \address_out|byte_count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \address_out|Add0~57 (
// Equation(s):
// \address_out|Add0~57_sumout  = SUM(( \address_out|byte_count [25] ) + ( GND ) + ( \address_out|Add0~62  ))
// \address_out|Add0~58  = CARRY(( \address_out|byte_count [25] ) + ( GND ) + ( \address_out|Add0~62  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~57_sumout ),
	.cout(\address_out|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~57 .extended_lut = "off";
defparam \address_out|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \address_out|byte_count[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[25] .is_wysiwyg = "true";
defparam \address_out|byte_count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \address_out|Add0~5 (
// Equation(s):
// \address_out|Add0~5_sumout  = SUM(( \address_out|byte_count [26] ) + ( GND ) + ( \address_out|Add0~58  ))
// \address_out|Add0~6  = CARRY(( \address_out|byte_count [26] ) + ( GND ) + ( \address_out|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~5_sumout ),
	.cout(\address_out|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~5 .extended_lut = "off";
defparam \address_out|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \address_out|byte_count[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[26] .is_wysiwyg = "true";
defparam \address_out|byte_count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \address_out|Add0~53 (
// Equation(s):
// \address_out|Add0~53_sumout  = SUM(( \address_out|byte_count [27] ) + ( GND ) + ( \address_out|Add0~6  ))
// \address_out|Add0~54  = CARRY(( \address_out|byte_count [27] ) + ( GND ) + ( \address_out|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~53_sumout ),
	.cout(\address_out|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~53 .extended_lut = "off";
defparam \address_out|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \address_out|byte_count[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[27] .is_wysiwyg = "true";
defparam \address_out|byte_count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \address_out|Add0~49 (
// Equation(s):
// \address_out|Add0~49_sumout  = SUM(( \address_out|byte_count [28] ) + ( GND ) + ( \address_out|Add0~54  ))
// \address_out|Add0~50  = CARRY(( \address_out|byte_count [28] ) + ( GND ) + ( \address_out|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_out|byte_count [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~49_sumout ),
	.cout(\address_out|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~49 .extended_lut = "off";
defparam \address_out|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \address_out|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N23
dffeas \address_out|byte_count[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[28] .is_wysiwyg = "true";
defparam \address_out|byte_count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \address_out|Add0~45 (
// Equation(s):
// \address_out|Add0~45_sumout  = SUM(( \address_out|byte_count [29] ) + ( GND ) + ( \address_out|Add0~50  ))
// \address_out|Add0~46  = CARRY(( \address_out|byte_count [29] ) + ( GND ) + ( \address_out|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~45_sumout ),
	.cout(\address_out|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~45 .extended_lut = "off";
defparam \address_out|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \address_out|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \address_out|byte_count[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[29] .is_wysiwyg = "true";
defparam \address_out|byte_count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \address_out|Add0~41 (
// Equation(s):
// \address_out|Add0~41_sumout  = SUM(( \address_out|byte_count [30] ) + ( GND ) + ( \address_out|Add0~46  ))
// \address_out|Add0~42  = CARRY(( \address_out|byte_count [30] ) + ( GND ) + ( \address_out|Add0~46  ))

	.dataa(!\address_out|byte_count [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~41_sumout ),
	.cout(\address_out|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~41 .extended_lut = "off";
defparam \address_out|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \address_out|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N29
dffeas \address_out|byte_count[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[30] .is_wysiwyg = "true";
defparam \address_out|byte_count[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N19
dffeas \address_out|byte_count[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[27]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \address_out|Add0~37 (
// Equation(s):
// \address_out|Add0~37_sumout  = SUM(( \address_out|byte_count [31] ) + ( GND ) + ( \address_out|Add0~42  ))

	.dataa(gnd),
	.datab(!\address_out|byte_count [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_out|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_out|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|Add0~37 .extended_lut = "off";
defparam \address_out|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \address_out|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \address_out|byte_count[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[31] .is_wysiwyg = "true";
defparam \address_out|byte_count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \address_out|always0~1 (
// Equation(s):
// \address_out|always0~1_combout  = ( !\address_out|byte_count [31] & ( (!\address_out|byte_count [30] & (!\address_out|byte_count [29] & (!\address_out|byte_count[27]~DUPLICATE_q  & !\address_out|byte_count [28]))) ) )

	.dataa(!\address_out|byte_count [30]),
	.datab(!\address_out|byte_count [29]),
	.datac(!\address_out|byte_count[27]~DUPLICATE_q ),
	.datad(!\address_out|byte_count [28]),
	.datae(gnd),
	.dataf(!\address_out|byte_count [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_out|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_out|always0~1 .extended_lut = "off";
defparam \address_out|always0~1 .lut_mask = 64'h8000800000000000;
defparam \address_out|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \address_out|byte_count [26] & ( \address_out|always0~2_combout  ) ) # ( !\address_out|byte_count [26] & ( \address_out|always0~2_combout  & ( (!\address_out|always0~1_combout ) # (((!\address_out|always0~0_combout ) # 
// (\address_out|byte_count [13])) # (\address_out|byte_count[20]~DUPLICATE_q )) ) ) ) # ( \address_out|byte_count [26] & ( !\address_out|always0~2_combout  ) ) # ( !\address_out|byte_count [26] & ( !\address_out|always0~2_combout  ) )

	.dataa(!\address_out|always0~1_combout ),
	.datab(!\address_out|byte_count[20]~DUPLICATE_q ),
	.datac(!\address_out|byte_count [13]),
	.datad(!\address_out|always0~0_combout ),
	.datae(!\address_out|byte_count [26]),
	.dataf(!\address_out|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hFFFFFFFFFFBFFFFF;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \npu|counter_inst|auxCount[0]~1 (
// Equation(s):
// \npu|counter_inst|auxCount[0]~1_combout  = !\npu|counter_inst|auxCount [0] $ (((\LessThan1~0_combout ) # (\mem|wren[1]~0_combout )))

	.dataa(gnd),
	.datab(!\mem|wren[1]~0_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\npu|counter_inst|auxCount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|counter_inst|auxCount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|counter_inst|auxCount[0]~1 .extended_lut = "off";
defparam \npu|counter_inst|auxCount[0]~1 .lut_mask = 64'hC03FC03FC03FC03F;
defparam \npu|counter_inst|auxCount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \npu|counter_inst|auxCount[2]~3 (
// Equation(s):
// \npu|counter_inst|auxCount[2]~3_combout  = ( \npu|counter_inst|auxCount [2] & ( \npu|counter_inst|auxCount [0] & ( (!\npu|counter_inst|auxCount [1]) # ((\LessThan1~0_combout ) # (\mem|wren[1]~0_combout )) ) ) ) # ( !\npu|counter_inst|auxCount [2] & ( 
// \npu|counter_inst|auxCount [0] & ( (\npu|counter_inst|auxCount [1] & (!\mem|wren[1]~0_combout  & !\LessThan1~0_combout )) ) ) ) # ( \npu|counter_inst|auxCount [2] & ( !\npu|counter_inst|auxCount [0] ) )

	.dataa(!\npu|counter_inst|auxCount [1]),
	.datab(gnd),
	.datac(!\mem|wren[1]~0_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\npu|counter_inst|auxCount [2]),
	.dataf(!\npu|counter_inst|auxCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|counter_inst|auxCount[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|counter_inst|auxCount[2]~3 .extended_lut = "off";
defparam \npu|counter_inst|auxCount[2]~3 .lut_mask = 64'h0000FFFF5000AFFF;
defparam \npu|counter_inst|auxCount[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N47
dffeas \npu|counter_inst|auxCount[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|counter_inst|auxCount[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\npu|counterRst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|counter_inst|auxCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|counter_inst|auxCount[2] .is_wysiwyg = "true";
defparam \npu|counter_inst|auxCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \npu|counter_inst|auxCount[3]~2 (
// Equation(s):
// \npu|counter_inst|auxCount[3]~2_combout  = ( \npu|counter_inst|auxCount [3] & ( \npu|counter_inst|auxCount [0] & ( (!\npu|counter_inst|auxCount [1]) # (((!\npu|counter_inst|auxCount [2]) # (\LessThan1~0_combout )) # (\mem|wren[1]~0_combout )) ) ) ) # ( 
// !\npu|counter_inst|auxCount [3] & ( \npu|counter_inst|auxCount [0] & ( (\npu|counter_inst|auxCount [1] & (!\mem|wren[1]~0_combout  & (!\LessThan1~0_combout  & \npu|counter_inst|auxCount [2]))) ) ) ) # ( \npu|counter_inst|auxCount [3] & ( 
// !\npu|counter_inst|auxCount [0] ) )

	.dataa(!\npu|counter_inst|auxCount [1]),
	.datab(!\mem|wren[1]~0_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\npu|counter_inst|auxCount [2]),
	.datae(!\npu|counter_inst|auxCount [3]),
	.dataf(!\npu|counter_inst|auxCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|counter_inst|auxCount[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|counter_inst|auxCount[3]~2 .extended_lut = "off";
defparam \npu|counter_inst|auxCount[3]~2 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \npu|counter_inst|auxCount[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \npu|counter_inst|auxCount[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|counter_inst|auxCount[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\npu|counterRst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|counter_inst|auxCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|counter_inst|auxCount[3] .is_wysiwyg = "true";
defparam \npu|counter_inst|auxCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \npu|counterRst (
// Equation(s):
// \npu|counterRst~combout  = ( \npu|counter_inst|auxCount [2] & ( \npu|counter_inst|auxCount [1] & ( !\rst~input_o  ) ) ) # ( !\npu|counter_inst|auxCount [2] & ( \npu|counter_inst|auxCount [1] & ( (!\rst~input_o ) # ((!\npu|counter_inst|auxCount [0] & 
// \npu|counter_inst|auxCount [3])) ) ) ) # ( \npu|counter_inst|auxCount [2] & ( !\npu|counter_inst|auxCount [1] & ( !\rst~input_o  ) ) ) # ( !\npu|counter_inst|auxCount [2] & ( !\npu|counter_inst|auxCount [1] & ( !\rst~input_o  ) ) )

	.dataa(!\npu|counter_inst|auxCount [0]),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\npu|counter_inst|auxCount [3]),
	.datae(!\npu|counter_inst|auxCount [2]),
	.dataf(!\npu|counter_inst|auxCount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|counterRst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|counterRst .extended_lut = "off";
defparam \npu|counterRst .lut_mask = 64'hCCCCCCCCCCEECCCC;
defparam \npu|counterRst .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \npu|counter_inst|auxCount[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|counter_inst|auxCount[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\npu|counterRst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|counter_inst|auxCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|counter_inst|auxCount[0] .is_wysiwyg = "true";
defparam \npu|counter_inst|auxCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \npu|counter_inst|auxCount[1]~0 (
// Equation(s):
// \npu|counter_inst|auxCount[1]~0_combout  = ( \npu|counter_inst|auxCount [1] & ( \npu|counter_inst|auxCount [0] & ( (\LessThan1~0_combout ) # (\mem|wren[1]~0_combout ) ) ) ) # ( !\npu|counter_inst|auxCount [1] & ( \npu|counter_inst|auxCount [0] & ( 
// (!\mem|wren[1]~0_combout  & !\LessThan1~0_combout ) ) ) ) # ( \npu|counter_inst|auxCount [1] & ( !\npu|counter_inst|auxCount [0] ) )

	.dataa(gnd),
	.datab(!\mem|wren[1]~0_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\npu|counter_inst|auxCount [1]),
	.dataf(!\npu|counter_inst|auxCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|counter_inst|auxCount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|counter_inst|auxCount[1]~0 .extended_lut = "off";
defparam \npu|counter_inst|auxCount[1]~0 .lut_mask = 64'h0000FFFFC0C03F3F;
defparam \npu|counter_inst|auxCount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \npu|counter_inst|auxCount[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|counter_inst|auxCount[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\npu|counterRst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|counter_inst|auxCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|counter_inst|auxCount[1] .is_wysiwyg = "true";
defparam \npu|counter_inst|auxCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \npu|Equal0~0 (
// Equation(s):
// \npu|Equal0~0_combout  = ( !\npu|counter_inst|auxCount [0] & ( (!\npu|counter_inst|auxCount [1] & (!\npu|counter_inst|auxCount [2] & \npu|counter_inst|auxCount [3])) ) )

	.dataa(!\npu|counter_inst|auxCount [1]),
	.datab(gnd),
	.datac(!\npu|counter_inst|auxCount [2]),
	.datad(!\npu|counter_inst|auxCount [3]),
	.datae(gnd),
	.dataf(!\npu|counter_inst|auxCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|Equal0~0 .extended_lut = "off";
defparam \npu|Equal0~0 .lut_mask = 64'h00A000A000000000;
defparam \npu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \mem|wren[1]~3 (
// Equation(s):
// \mem|wren[1]~3_combout  = ( \counterRX|always0~3_combout  & ( (!\counterRX|byte_count [16] & (!\counterRX|byte_count [31] & (\counterRX|byte_count [14] & !\counterRX|byte_count [15]))) ) )

	.dataa(!\counterRX|byte_count [16]),
	.datab(!\counterRX|byte_count [31]),
	.datac(!\counterRX|byte_count [14]),
	.datad(!\counterRX|byte_count [15]),
	.datae(gnd),
	.dataf(!\counterRX|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[1]~3 .extended_lut = "off";
defparam \mem|wren[1]~3 .lut_mask = 64'h0000000008000800;
defparam \mem|wren[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N9
cyclonev_lcell_comb \address_mem_in[0]~13 (
// Equation(s):
// \address_mem_in[0]~13_combout  = ( \counterRX|byte_count [0] & ( \counterRX|always0~0_combout  & ( (!\counterRX|byte_count [31] & (!\counterRX|byte_count [16] & (\counterRX|always0~1_combout  & \counterRX|always0~2_combout ))) ) ) )

	.dataa(!\counterRX|byte_count [31]),
	.datab(!\counterRX|byte_count [16]),
	.datac(!\counterRX|always0~1_combout ),
	.datad(!\counterRX|always0~2_combout ),
	.datae(!\counterRX|byte_count [0]),
	.dataf(!\counterRX|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[0]~13 .extended_lut = "off";
defparam \address_mem_in[0]~13 .lut_mask = 64'h0000000000000008;
defparam \address_mem_in[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \mem|data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [3]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[3] .is_wysiwyg = "true";
defparam \mem|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \address_mem_in[1]~0 (
// Equation(s):
// \address_mem_in[1]~0_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [1] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [1]),
	.datad(!\address_out|byte_count [0]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[1]~0 .extended_lut = "off";
defparam \address_mem_in[1]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \address_mem_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N45
cyclonev_lcell_comb \address_mem_in[2]~1 (
// Equation(s):
// \address_mem_in[2]~1_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [2] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count[1]~DUPLICATE_q  ) )

	.dataa(!\address_out|byte_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [2]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[2]~1 .extended_lut = "off";
defparam \address_mem_in[2]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \address_mem_in[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \address_mem_in[3]~2 (
// Equation(s):
// \address_mem_in[3]~2_combout  = ( \counterRX|byte_count [3] & ( \mem|wren[1]~0_combout  ) ) # ( \counterRX|byte_count [3] & ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [2] ) ) ) # ( !\counterRX|byte_count [3] & ( !\mem|wren[1]~0_combout  & ( 
// \address_out|byte_count [2] ) ) )

	.dataa(gnd),
	.datab(!\address_out|byte_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counterRX|byte_count [3]),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[3]~2 .extended_lut = "off";
defparam \address_mem_in[3]~2 .lut_mask = 64'h333333330000FFFF;
defparam \address_mem_in[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \address_mem_in[4]~3 (
// Equation(s):
// \address_mem_in[4]~3_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [4] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [4]),
	.datad(!\address_out|byte_count [3]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[4]~3 .extended_lut = "off";
defparam \address_mem_in[4]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \address_mem_in[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \address_mem_in[5]~4 (
// Equation(s):
// \address_mem_in[5]~4_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [5] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [5]),
	.datad(!\address_out|byte_count [4]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[5]~4 .extended_lut = "off";
defparam \address_mem_in[5]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \address_mem_in[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \address_mem_in[6]~5 (
// Equation(s):
// \address_mem_in[6]~5_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [6] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [6]),
	.datad(!\address_out|byte_count [5]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[6]~5 .extended_lut = "off";
defparam \address_mem_in[6]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \address_mem_in[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \address_mem_in[7]~6 (
// Equation(s):
// \address_mem_in[7]~6_combout  = ( \counterRX|byte_count [7] & ( \mem|wren[1]~0_combout  ) ) # ( \counterRX|byte_count [7] & ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [6] ) ) ) # ( !\counterRX|byte_count [7] & ( !\mem|wren[1]~0_combout  & ( 
// \address_out|byte_count [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_out|byte_count [6]),
	.datad(gnd),
	.datae(!\counterRX|byte_count [7]),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[7]~6 .extended_lut = "off";
defparam \address_mem_in[7]~6 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \address_mem_in[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \address_mem_in[8]~7 (
// Equation(s):
// \address_mem_in[8]~7_combout  = ( \address_out|byte_count [7] & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [8] ) ) ) # ( !\address_out|byte_count [7] & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [8] ) ) ) # ( \address_out|byte_count [7] 
// & ( !\mem|wren[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterRX|byte_count [8]),
	.datae(!\address_out|byte_count [7]),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[8]~7 .extended_lut = "off";
defparam \address_mem_in[8]~7 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \address_mem_in[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \address_mem_in[9]~8 (
// Equation(s):
// \address_mem_in[9]~8_combout  = ( \counterRX|byte_count [9] & ( \mem|wren[1]~0_combout  ) ) # ( \counterRX|byte_count [9] & ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [8] ) ) ) # ( !\counterRX|byte_count [9] & ( !\mem|wren[1]~0_combout  & ( 
// \address_out|byte_count [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_out|byte_count [8]),
	.datae(!\counterRX|byte_count [9]),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[9]~8 .extended_lut = "off";
defparam \address_mem_in[9]~8 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \address_mem_in[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \address_mem_in[10]~9 (
// Equation(s):
// \address_mem_in[10]~9_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [10] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [9] ) )

	.dataa(gnd),
	.datab(!\address_out|byte_count [9]),
	.datac(!\counterRX|byte_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[10]~9 .extended_lut = "off";
defparam \address_mem_in[10]~9 .lut_mask = 64'h333333330F0F0F0F;
defparam \address_mem_in[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \address_mem_in[11]~10 (
// Equation(s):
// \address_mem_in[11]~10_combout  = ( \address_out|byte_count[10]~DUPLICATE_q  & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [11] ) ) ) # ( !\address_out|byte_count[10]~DUPLICATE_q  & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [11] ) ) ) # 
// ( \address_out|byte_count[10]~DUPLICATE_q  & ( !\mem|wren[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [11]),
	.datad(gnd),
	.datae(!\address_out|byte_count[10]~DUPLICATE_q ),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[11]~10 .extended_lut = "off";
defparam \address_mem_in[11]~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \address_mem_in[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \address_mem_in[12]~11 (
// Equation(s):
// \address_mem_in[12]~11_combout  = ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [12] ) ) # ( !\mem|wren[1]~0_combout  & ( \address_out|byte_count [11] ) )

	.dataa(gnd),
	.datab(!\address_out|byte_count [11]),
	.datac(gnd),
	.datad(!\counterRX|byte_count [12]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[12]~11 .extended_lut = "off";
defparam \address_mem_in[12]~11 .lut_mask = 64'h3333333300FF00FF;
defparam \address_mem_in[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \address_mem_in[13]~12 (
// Equation(s):
// \address_mem_in[13]~12_combout  = ( \address_out|byte_count [12] & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [13] ) ) ) # ( !\address_out|byte_count [12] & ( \mem|wren[1]~0_combout  & ( \counterRX|byte_count [13] ) ) ) # ( 
// \address_out|byte_count [12] & ( !\mem|wren[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [13]),
	.datad(gnd),
	.datae(!\address_out|byte_count [12]),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_mem_in[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_mem_in[13]~12 .extended_lut = "off";
defparam \address_mem_in[13]~12 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \address_mem_in[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [3]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \mem|wren[0]~4 (
// Equation(s):
// \mem|wren[0]~4_combout  = ( !\counterRX|byte_count [14] & ( !\counterRX|byte_count [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counterRX|byte_count [14]),
	.dataf(!\counterRX|byte_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[0]~4 .extended_lut = "off";
defparam \mem|wren[0]~4 .lut_mask = 64'hFFFF000000000000;
defparam \mem|wren[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \mem|wren[0]~5 (
// Equation(s):
// \mem|wren[0]~5_combout  = ( \counterRX|always0~2_combout  & ( \mem|wren[0]~4_combout  & ( ((!\counterRX|always0~1_combout ) # ((!\counterRX|always0~0_combout ) # (\counterRX|byte_count [16]))) # (\counterRX|byte_count [31]) ) ) ) # ( 
// !\counterRX|always0~2_combout  & ( \mem|wren[0]~4_combout  ) ) # ( \counterRX|always0~2_combout  & ( !\mem|wren[0]~4_combout  ) ) # ( !\counterRX|always0~2_combout  & ( !\mem|wren[0]~4_combout  ) )

	.dataa(!\counterRX|byte_count [31]),
	.datab(!\counterRX|always0~1_combout ),
	.datac(!\counterRX|always0~0_combout ),
	.datad(!\counterRX|byte_count [16]),
	.datae(!\counterRX|always0~2_combout ),
	.dataf(!\mem|wren[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[0]~5 .extended_lut = "off";
defparam \mem|wren[0]~5 .lut_mask = 64'hFFFFFFFFFFFFFDFF;
defparam \mem|wren[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [3]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N57
cyclonev_lcell_comb \npu|p00|sum_out[3]~feeder (
// Equation(s):
// \npu|p00|sum_out[3]~feeder_combout  = ( \npu|p00|self_value [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[3]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N59
dffeas \npu|p00|sum_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[3] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N59
dffeas \mem|data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [2]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[2] .is_wysiwyg = "true";
defparam \mem|data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [2]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N51
cyclonev_lcell_comb \npu|p00|sum_out[2]~feeder (
// Equation(s):
// \npu|p00|sum_out[2]~feeder_combout  = ( \npu|p00|self_value [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[2]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N53
dffeas \npu|p00|sum_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[2] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [2]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \mem|data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [1]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[1] .is_wysiwyg = "true";
defparam \mem|data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [1]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [1]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \npu|p00|sum_out[1]~feeder (
// Equation(s):
// \npu|p00|sum_out[1]~feeder_combout  = ( \npu|p00|self_value [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[1]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N56
dffeas \npu|p00|sum_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[1] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \mem|data[0]~feeder (
// Equation(s):
// \mem|data[0]~feeder_combout  = ( \uart|I_RS232RX|RxData [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[0]~feeder .extended_lut = "off";
defparam \mem|data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \mem|data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[0] .is_wysiwyg = "true";
defparam \mem|data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [0]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \npu|p00|sum_out[0]~feeder (
// Equation(s):
// \npu|p00|sum_out[0]~feeder_combout  = ( \npu|p00|self_value [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[0]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \npu|p00|sum_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[0] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [0]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N0
cyclonev_lcell_comb \npu|p10|Add0~1 (
// Equation(s):
// \npu|p10|Add0~1_sumout  = SUM(( \npu|p10|self_value [0] ) + ( \npu|p00|sum_out [0] ) + ( !VCC ))
// \npu|p10|Add0~2  = CARRY(( \npu|p10|self_value [0] ) + ( \npu|p00|sum_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p00|sum_out [0]),
	.datad(!\npu|p10|self_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~1_sumout ),
	.cout(\npu|p10|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~1 .extended_lut = "off";
defparam \npu|p10|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N3
cyclonev_lcell_comb \npu|p10|Add0~5 (
// Equation(s):
// \npu|p10|Add0~5_sumout  = SUM(( \npu|p00|sum_out [1] ) + ( \npu|p10|self_value [1] ) + ( \npu|p10|Add0~2  ))
// \npu|p10|Add0~6  = CARRY(( \npu|p00|sum_out [1] ) + ( \npu|p10|self_value [1] ) + ( \npu|p10|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [1]),
	.datad(!\npu|p00|sum_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~5_sumout ),
	.cout(\npu|p10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~5 .extended_lut = "off";
defparam \npu|p10|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \npu|p10|Add0~9 (
// Equation(s):
// \npu|p10|Add0~9_sumout  = SUM(( \npu|p10|self_value [2] ) + ( \npu|p00|sum_out [2] ) + ( \npu|p10|Add0~6  ))
// \npu|p10|Add0~10  = CARRY(( \npu|p10|self_value [2] ) + ( \npu|p00|sum_out [2] ) + ( \npu|p10|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p00|sum_out [2]),
	.datad(!\npu|p10|self_value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~9_sumout ),
	.cout(\npu|p10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~9 .extended_lut = "off";
defparam \npu|p10|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N9
cyclonev_lcell_comb \npu|p10|Add0~13 (
// Equation(s):
// \npu|p10|Add0~13_sumout  = SUM(( \npu|p00|sum_out [3] ) + ( \npu|p10|self_value [3] ) + ( \npu|p10|Add0~10  ))
// \npu|p10|Add0~14  = CARRY(( \npu|p00|sum_out [3] ) + ( \npu|p10|self_value [3] ) + ( \npu|p10|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [3]),
	.datad(!\npu|p00|sum_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~13_sumout ),
	.cout(\npu|p10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~13 .extended_lut = "off";
defparam \npu|p10|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N10
dffeas \npu|p10|sum_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[3] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N51
cyclonev_lcell_comb \mem|wren[2]~2 (
// Equation(s):
// \mem|wren[2]~2_combout  = ( \mem|wren[1]~0_combout  & ( (\counterRX|byte_count [15] & !\counterRX|byte_count [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterRX|byte_count [15]),
	.datad(!\counterRX|byte_count [14]),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[2]~2 .extended_lut = "off";
defparam \mem|wren[2]~2 .lut_mask = 64'h000000000F000F00;
defparam \mem|wren[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [3]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y9_N8
dffeas \npu|p10|sum_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[2] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [2]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y9_N4
dffeas \npu|p10|sum_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[1] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [1]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \npu|p10|sum_out[0]~feeder (
// Equation(s):
// \npu|p10|sum_out[0]~feeder_combout  = ( \npu|p10|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p10|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p10|sum_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p10|sum_out[0]~feeder .extended_lut = "off";
defparam \npu|p10|sum_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p10|sum_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N50
dffeas \npu|p10|sum_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|sum_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[0] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [0]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \npu|p20|Add0~1 (
// Equation(s):
// \npu|p20|Add0~1_sumout  = SUM(( \npu|p20|self_value [0] ) + ( \npu|p10|sum_out [0] ) + ( !VCC ))
// \npu|p20|Add0~2  = CARRY(( \npu|p20|self_value [0] ) + ( \npu|p10|sum_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [0]),
	.datad(!\npu|p20|self_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~1_sumout ),
	.cout(\npu|p20|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~1 .extended_lut = "off";
defparam \npu|p20|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N3
cyclonev_lcell_comb \npu|p20|Add0~5 (
// Equation(s):
// \npu|p20|Add0~5_sumout  = SUM(( \npu|p20|self_value [1] ) + ( \npu|p10|sum_out [1] ) + ( \npu|p20|Add0~2  ))
// \npu|p20|Add0~6  = CARRY(( \npu|p20|self_value [1] ) + ( \npu|p10|sum_out [1] ) + ( \npu|p20|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [1]),
	.datad(!\npu|p20|self_value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~5_sumout ),
	.cout(\npu|p20|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~5 .extended_lut = "off";
defparam \npu|p20|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \npu|p20|Add0~9 (
// Equation(s):
// \npu|p20|Add0~9_sumout  = SUM(( \npu|p20|self_value [2] ) + ( \npu|p10|sum_out [2] ) + ( \npu|p20|Add0~6  ))
// \npu|p20|Add0~10  = CARRY(( \npu|p20|self_value [2] ) + ( \npu|p10|sum_out [2] ) + ( \npu|p20|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [2]),
	.datad(!\npu|p20|self_value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~9_sumout ),
	.cout(\npu|p20|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~9 .extended_lut = "off";
defparam \npu|p20|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N9
cyclonev_lcell_comb \npu|p20|Add0~13 (
// Equation(s):
// \npu|p20|Add0~13_sumout  = SUM(( \npu|p20|self_value [3] ) + ( \npu|p10|sum_out [3] ) + ( \npu|p20|Add0~10  ))
// \npu|p20|Add0~14  = CARRY(( \npu|p20|self_value [3] ) + ( \npu|p10|sum_out [3] ) + ( \npu|p20|Add0~10  ))

	.dataa(gnd),
	.datab(!\npu|p10|sum_out [3]),
	.datac(!\npu|p20|self_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~13_sumout ),
	.cout(\npu|p20|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~13 .extended_lut = "off";
defparam \npu|p20|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \npu|p20|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N10
dffeas \npu|p20|sum_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[3] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \mem|wren[3]~1 (
// Equation(s):
// \mem|wren[3]~1_combout  = ( \mem|wren[1]~0_combout  & ( (\counterRX|byte_count [15] & \counterRX|byte_count [14]) ) )

	.dataa(!\counterRX|byte_count [15]),
	.datab(gnd),
	.datac(!\counterRX|byte_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|wren[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|wren[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|wren[3]~1 .extended_lut = "off";
defparam \mem|wren[3]~1 .lut_mask = 64'h0000000005050505;
defparam \mem|wren[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [3]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y9_N7
dffeas \npu|p20|sum_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[2] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [2]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y9_N4
dffeas \npu|p20|sum_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[1] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [1]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N48
cyclonev_lcell_comb \npu|p20|sum_out[0]~feeder (
// Equation(s):
// \npu|p20|sum_out[0]~feeder_combout  = ( \npu|p20|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p20|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p20|sum_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p20|sum_out[0]~feeder .extended_lut = "off";
defparam \npu|p20|sum_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p20|sum_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N50
dffeas \npu|p20|sum_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|sum_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[0] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [0]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \npu|p30|Add0~1 (
// Equation(s):
// \npu|p30|Add0~1_sumout  = SUM(( \npu|p30|self_value [0] ) + ( \npu|p20|sum_out [0] ) + ( !VCC ))
// \npu|p30|Add0~2  = CARRY(( \npu|p30|self_value [0] ) + ( \npu|p20|sum_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|sum_out [0]),
	.datad(!\npu|p30|self_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~1_sumout ),
	.cout(\npu|p30|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~1 .extended_lut = "off";
defparam \npu|p30|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N3
cyclonev_lcell_comb \npu|p30|Add0~5 (
// Equation(s):
// \npu|p30|Add0~5_sumout  = SUM(( \npu|p30|self_value [1] ) + ( \npu|p20|sum_out [1] ) + ( \npu|p30|Add0~2  ))
// \npu|p30|Add0~6  = CARRY(( \npu|p30|self_value [1] ) + ( \npu|p20|sum_out [1] ) + ( \npu|p30|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|sum_out [1]),
	.datad(!\npu|p30|self_value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~5_sumout ),
	.cout(\npu|p30|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~5 .extended_lut = "off";
defparam \npu|p30|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N6
cyclonev_lcell_comb \npu|p30|Add0~9 (
// Equation(s):
// \npu|p30|Add0~9_sumout  = SUM(( \npu|p30|self_value [2] ) + ( \npu|p20|sum_out [2] ) + ( \npu|p30|Add0~6  ))
// \npu|p30|Add0~10  = CARRY(( \npu|p30|self_value [2] ) + ( \npu|p20|sum_out [2] ) + ( \npu|p30|Add0~6  ))

	.dataa(gnd),
	.datab(!\npu|p20|sum_out [2]),
	.datac(gnd),
	.datad(!\npu|p30|self_value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~9_sumout ),
	.cout(\npu|p30|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~9 .extended_lut = "off";
defparam \npu|p30|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \npu|p30|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N9
cyclonev_lcell_comb \npu|p30|Add0~13 (
// Equation(s):
// \npu|p30|Add0~13_sumout  = SUM(( \npu|p30|self_value [3] ) + ( \npu|p20|sum_out [3] ) + ( \npu|p30|Add0~10  ))
// \npu|p30|Add0~14  = CARRY(( \npu|p30|self_value [3] ) + ( \npu|p20|sum_out [3] ) + ( \npu|p30|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|sum_out [3]),
	.datad(!\npu|p30|self_value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~13_sumout ),
	.cout(\npu|p30|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~13 .extended_lut = "off";
defparam \npu|p30|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N11
dffeas \npu|p30|sum_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[3] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N10
dffeas \address_out|byte_count[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \address_out|byte_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N29
dffeas \address_out|byte_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address_out|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_out|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_out|byte_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \address_out|byte_count[10] .is_wysiwyg = "true";
defparam \address_out|byte_count[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [3]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N2
dffeas \npu|p30|sum_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[0] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [0]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N5
dffeas \npu|p30|sum_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[1] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [1]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N8
dffeas \npu|p30|sum_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[2] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [2]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \display0|WideOr6~0 (
// Equation(s):
// \display0|WideOr6~0_combout  = ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] $ 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] 
// & \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr6~0 .extended_lut = "off";
defparam \display0|WideOr6~0 .lut_mask = 64'h0A0A0505A5A50000;
defparam \display0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \display0|WideOr5~0 (
// Equation(s):
// \display0|WideOr5~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] $ 
// (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] 
// & \mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr5~0 .extended_lut = "off";
defparam \display0|WideOr5~0 .lut_mask = 64'h000003033C3CCFCF;
defparam \display0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \display0|WideOr4~0 (
// Equation(s):
// \display0|WideOr4~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr4~0 .extended_lut = "off";
defparam \display0|WideOr4~0 .lut_mask = 64'h0000C0C00C0C0F0F;
defparam \display0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \display0|WideOr3~0 (
// Equation(s):
// \display0|WideOr3~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # 
// ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # 
// ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr3~0 .extended_lut = "off";
defparam \display0|WideOr3~0 .lut_mask = 64'h0A0A5050A0A00F0F;
defparam \display0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \display0|WideOr2~0 (
// Equation(s):
// \display0|WideOr2~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] & 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] ) 
// ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [0] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) 
// ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [0] ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr2~0 .extended_lut = "off";
defparam \display0|WideOr2~0 .lut_mask = 64'h33333030F0F03030;
defparam \display0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N33
cyclonev_lcell_comb \display0|WideOr1~0 (
// Equation(s):
// \display0|WideOr1~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] ) 
// ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) 
// ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr1~0 .extended_lut = "off";
defparam \display0|WideOr1~0 .lut_mask = 64'h0A0AAAAA05050A0A;
defparam \display0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \display0|WideOr0~0 (
// Equation(s):
// \display0|WideOr0~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]) 
// # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [1] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [2] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|WideOr0~0 .extended_lut = "off";
defparam \display0|WideOr0~0 .lut_mask = 64'h0F0FFFFFF3F3CFCF;
defparam \display0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \mem|data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [5]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[5] .is_wysiwyg = "true";
defparam \mem|data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [5]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [5]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \npu|p00|sum_out[5]~feeder (
// Equation(s):
// \npu|p00|sum_out[5]~feeder_combout  = ( \npu|p00|self_value [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[5]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N56
dffeas \npu|p00|sum_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[5] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [5]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \mem|data[4]~feeder (
// Equation(s):
// \mem|data[4]~feeder_combout  = ( \uart|I_RS232RX|RxData [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[4]~feeder .extended_lut = "off";
defparam \mem|data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \mem|data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[4] .is_wysiwyg = "true";
defparam \mem|data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [4]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [4]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \npu|p00|sum_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [4]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[4] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N12
cyclonev_lcell_comb \npu|p10|Add0~17 (
// Equation(s):
// \npu|p10|Add0~17_sumout  = SUM(( \npu|p00|sum_out [4] ) + ( \npu|p10|self_value [4] ) + ( \npu|p10|Add0~14  ))
// \npu|p10|Add0~18  = CARRY(( \npu|p00|sum_out [4] ) + ( \npu|p10|self_value [4] ) + ( \npu|p10|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [4]),
	.datad(!\npu|p00|sum_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~17_sumout ),
	.cout(\npu|p10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~17 .extended_lut = "off";
defparam \npu|p10|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N15
cyclonev_lcell_comb \npu|p10|Add0~21 (
// Equation(s):
// \npu|p10|Add0~21_sumout  = SUM(( \npu|p10|self_value [5] ) + ( \npu|p00|sum_out [5] ) + ( \npu|p10|Add0~18  ))
// \npu|p10|Add0~22  = CARRY(( \npu|p10|self_value [5] ) + ( \npu|p00|sum_out [5] ) + ( \npu|p10|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p00|sum_out [5]),
	.datad(!\npu|p10|self_value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~21_sumout ),
	.cout(\npu|p10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~21 .extended_lut = "off";
defparam \npu|p10|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N17
dffeas \npu|p10|sum_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[5] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [5]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y9_N13
dffeas \npu|p10|sum_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[4] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [4]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \npu|p20|Add0~17 (
// Equation(s):
// \npu|p20|Add0~17_sumout  = SUM(( \npu|p20|self_value [4] ) + ( \npu|p10|sum_out [4] ) + ( \npu|p20|Add0~14  ))
// \npu|p20|Add0~18  = CARRY(( \npu|p20|self_value [4] ) + ( \npu|p10|sum_out [4] ) + ( \npu|p20|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [4]),
	.datad(!\npu|p20|self_value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~17_sumout ),
	.cout(\npu|p20|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~17 .extended_lut = "off";
defparam \npu|p20|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \npu|p20|Add0~21 (
// Equation(s):
// \npu|p20|Add0~21_sumout  = SUM(( \npu|p20|self_value [5] ) + ( \npu|p10|sum_out [5] ) + ( \npu|p20|Add0~18  ))
// \npu|p20|Add0~22  = CARRY(( \npu|p20|self_value [5] ) + ( \npu|p10|sum_out [5] ) + ( \npu|p20|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [5]),
	.datad(!\npu|p20|self_value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~21_sumout ),
	.cout(\npu|p20|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~21 .extended_lut = "off";
defparam \npu|p20|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N16
dffeas \npu|p20|sum_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[5] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [4]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y9_N13
dffeas \npu|p20|sum_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[4] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N12
cyclonev_lcell_comb \npu|p30|Add0~17 (
// Equation(s):
// \npu|p30|Add0~17_sumout  = SUM(( \npu|p20|sum_out [4] ) + ( \npu|p30|self_value [4] ) + ( \npu|p30|Add0~14  ))
// \npu|p30|Add0~18  = CARRY(( \npu|p20|sum_out [4] ) + ( \npu|p30|self_value [4] ) + ( \npu|p30|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [4]),
	.datad(!\npu|p20|sum_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~17_sumout ),
	.cout(\npu|p30|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~17 .extended_lut = "off";
defparam \npu|p30|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N15
cyclonev_lcell_comb \npu|p30|Add0~21 (
// Equation(s):
// \npu|p30|Add0~21_sumout  = SUM(( \npu|p20|sum_out [5] ) + ( \npu|p30|self_value [5] ) + ( \npu|p30|Add0~18  ))
// \npu|p30|Add0~22  = CARRY(( \npu|p20|sum_out [5] ) + ( \npu|p30|self_value [5] ) + ( \npu|p30|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [5]),
	.datad(!\npu|p20|sum_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~21_sumout ),
	.cout(\npu|p30|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~21 .extended_lut = "off";
defparam \npu|p30|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N17
dffeas \npu|p30|sum_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[5] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [5]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \mem|data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [6]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[6] .is_wysiwyg = "true";
defparam \mem|data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [6]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [6]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N51
cyclonev_lcell_comb \npu|p00|sum_out[6]~feeder (
// Equation(s):
// \npu|p00|sum_out[6]~feeder_combout  = ( \npu|p00|self_value [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[6]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N53
dffeas \npu|p00|sum_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[6] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N18
cyclonev_lcell_comb \npu|p10|Add0~25 (
// Equation(s):
// \npu|p10|Add0~25_sumout  = SUM(( \npu|p10|self_value [6] ) + ( \npu|p00|sum_out [6] ) + ( \npu|p10|Add0~22  ))
// \npu|p10|Add0~26  = CARRY(( \npu|p10|self_value [6] ) + ( \npu|p00|sum_out [6] ) + ( \npu|p10|Add0~22  ))

	.dataa(gnd),
	.datab(!\npu|p10|self_value [6]),
	.datac(!\npu|p00|sum_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~25_sumout ),
	.cout(\npu|p10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~25 .extended_lut = "off";
defparam \npu|p10|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \npu|p10|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N19
dffeas \npu|p10|sum_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[6] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [6]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \npu|p20|Add0~25 (
// Equation(s):
// \npu|p20|Add0~25_sumout  = SUM(( \npu|p20|self_value [6] ) + ( \npu|p10|sum_out [6] ) + ( \npu|p20|Add0~22  ))
// \npu|p20|Add0~26  = CARRY(( \npu|p20|self_value [6] ) + ( \npu|p10|sum_out [6] ) + ( \npu|p20|Add0~22  ))

	.dataa(gnd),
	.datab(!\npu|p10|sum_out [6]),
	.datac(gnd),
	.datad(!\npu|p20|self_value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~25_sumout ),
	.cout(\npu|p20|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~25 .extended_lut = "off";
defparam \npu|p20|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \npu|p20|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N19
dffeas \npu|p20|sum_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[6] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [6]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N18
cyclonev_lcell_comb \npu|p30|Add0~25 (
// Equation(s):
// \npu|p30|Add0~25_sumout  = SUM(( \npu|p30|self_value [6] ) + ( \npu|p20|sum_out [6] ) + ( \npu|p30|Add0~22  ))
// \npu|p30|Add0~26  = CARRY(( \npu|p30|self_value [6] ) + ( \npu|p20|sum_out [6] ) + ( \npu|p30|Add0~22  ))

	.dataa(gnd),
	.datab(!\npu|p20|sum_out [6]),
	.datac(gnd),
	.datad(!\npu|p30|self_value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~25_sumout ),
	.cout(\npu|p30|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~25 .extended_lut = "off";
defparam \npu|p30|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \npu|p30|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N20
dffeas \npu|p30|sum_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[6] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [6]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N14
dffeas \npu|p30|sum_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[4] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [4]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \mem|data[7]~feeder (
// Equation(s):
// \mem|data[7]~feeder_combout  = ( \uart|I_RS232RX|RxData [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[7]~feeder .extended_lut = "off";
defparam \mem|data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \mem|data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[7] .is_wysiwyg = "true";
defparam \mem|data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [7]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [7]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [7]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X40_Y13_N28
dffeas \npu|p00|sum_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [7]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[7] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [7]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \npu|p10|Add0~29 (
// Equation(s):
// \npu|p10|Add0~29_sumout  = SUM(( \npu|p10|self_value [7] ) + ( \npu|p00|sum_out [7] ) + ( \npu|p10|Add0~26  ))
// \npu|p10|Add0~30  = CARRY(( \npu|p10|self_value [7] ) + ( \npu|p00|sum_out [7] ) + ( \npu|p10|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p00|sum_out [7]),
	.datad(!\npu|p10|self_value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~29_sumout ),
	.cout(\npu|p10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~29 .extended_lut = "off";
defparam \npu|p10|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N22
dffeas \npu|p10|sum_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[7] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N21
cyclonev_lcell_comb \npu|p20|Add0~29 (
// Equation(s):
// \npu|p20|Add0~29_sumout  = SUM(( \npu|p10|sum_out [7] ) + ( \npu|p20|self_value [7] ) + ( \npu|p20|Add0~26  ))
// \npu|p20|Add0~30  = CARRY(( \npu|p10|sum_out [7] ) + ( \npu|p20|self_value [7] ) + ( \npu|p20|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|self_value [7]),
	.datad(!\npu|p10|sum_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~29_sumout ),
	.cout(\npu|p20|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~29 .extended_lut = "off";
defparam \npu|p20|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N22
dffeas \npu|p20|sum_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[7] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N21
cyclonev_lcell_comb \npu|p30|Add0~29 (
// Equation(s):
// \npu|p30|Add0~29_sumout  = SUM(( \npu|p20|sum_out [7] ) + ( \npu|p30|self_value [7] ) + ( \npu|p30|Add0~26  ))
// \npu|p30|Add0~30  = CARRY(( \npu|p20|sum_out [7] ) + ( \npu|p30|self_value [7] ) + ( \npu|p30|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [7]),
	.datad(!\npu|p20|sum_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~29_sumout ),
	.cout(\npu|p30|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~29 .extended_lut = "off";
defparam \npu|p30|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N23
dffeas \npu|p30|sum_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[7] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [7]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \display1|WideOr6~0 (
// Equation(s):
// \display1|WideOr6~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] $ 
// (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] 
// & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [5] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr6~0 .extended_lut = "off";
defparam \display1|WideOr6~0 .lut_mask = 64'h0C0CC0C000003C3C;
defparam \display1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \display1|WideOr5~0 (
// Equation(s):
// \display1|WideOr5~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [6] ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & 
// ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr5~0 .extended_lut = "off";
defparam \display1|WideOr5~0 .lut_mask = 64'h003300CC00FF3333;
defparam \display1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \display1|WideOr4~0 (
// Equation(s):
// \display1|WideOr4~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [6] ) ) 
// ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) 
// ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr4~0 .extended_lut = "off";
defparam \display1|WideOr4~0 .lut_mask = 64'h303000000F0F0303;
defparam \display1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \display1|WideOr3~0 (
// Equation(s):
// \display1|WideOr3~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] $ 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] 
// & \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr3~0 .extended_lut = "off";
defparam \display1|WideOr3~0 .lut_mask = 64'h00CCCC3333000033;
defparam \display1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \display1|WideOr2~0 (
// Equation(s):
// \display1|WideOr2~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr2~0 .extended_lut = "off";
defparam \display1|WideOr2~0 .lut_mask = 64'h0C0CFFFF0000C0C0;
defparam \display1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \display1|WideOr1~0 (
// Equation(s):
// \display1|WideOr1~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) 
// # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [5] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr1~0 .extended_lut = "off";
defparam \display1|WideOr1~0 .lut_mask = 64'h3300FF33000000CC;
defparam \display1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \display1|WideOr0~0 (
// Equation(s):
// \display1|WideOr0~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & ( 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [4] & 
// ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [5] $ (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [4] 
// & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [7] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|WideOr0~0 .extended_lut = "off";
defparam \display1|WideOr0~0 .lut_mask = 64'h33FF33CCFF33FFFF;
defparam \display1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \mem|data[8]~feeder (
// Equation(s):
// \mem|data[8]~feeder_combout  = ( \uart|I_RS232RX|RxData [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[8]~feeder .extended_lut = "off";
defparam \mem|data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \mem|data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[8] .is_wysiwyg = "true";
defparam \mem|data[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [8]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [8]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [8]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \npu|p00|sum_out[8]~feeder (
// Equation(s):
// \npu|p00|sum_out[8]~feeder_combout  = ( \npu|p00|self_value [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[8]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \npu|p00|sum_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[8] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \npu|p10|Add0~33 (
// Equation(s):
// \npu|p10|Add0~33_sumout  = SUM(( \npu|p10|self_value [8] ) + ( \npu|p00|sum_out [8] ) + ( \npu|p10|Add0~30  ))
// \npu|p10|Add0~34  = CARRY(( \npu|p10|self_value [8] ) + ( \npu|p00|sum_out [8] ) + ( \npu|p10|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|sum_out [8]),
	.datag(gnd),
	.cin(\npu|p10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~33_sumout ),
	.cout(\npu|p10|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~33 .extended_lut = "off";
defparam \npu|p10|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \npu|p10|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N25
dffeas \npu|p10|sum_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[8] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [8]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N24
cyclonev_lcell_comb \npu|p20|Add0~33 (
// Equation(s):
// \npu|p20|Add0~33_sumout  = SUM(( \npu|p20|self_value [8] ) + ( \npu|p10|sum_out [8] ) + ( \npu|p20|Add0~30  ))
// \npu|p20|Add0~34  = CARRY(( \npu|p20|self_value [8] ) + ( \npu|p10|sum_out [8] ) + ( \npu|p20|Add0~30  ))

	.dataa(gnd),
	.datab(!\npu|p10|sum_out [8]),
	.datac(gnd),
	.datad(!\npu|p20|self_value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~33_sumout ),
	.cout(\npu|p20|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~33 .extended_lut = "off";
defparam \npu|p20|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \npu|p20|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N25
dffeas \npu|p20|sum_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[8] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N24
cyclonev_lcell_comb \npu|p30|Add0~33 (
// Equation(s):
// \npu|p30|Add0~33_sumout  = SUM(( \npu|p20|sum_out [8] ) + ( \npu|p30|self_value [8] ) + ( \npu|p30|Add0~30  ))
// \npu|p30|Add0~34  = CARRY(( \npu|p20|sum_out [8] ) + ( \npu|p30|self_value [8] ) + ( \npu|p30|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [8]),
	.datad(!\npu|p20|sum_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~33_sumout ),
	.cout(\npu|p30|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~33 .extended_lut = "off";
defparam \npu|p30|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N26
dffeas \npu|p30|sum_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[8] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [8]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \mem|data[9]~feeder (
// Equation(s):
// \mem|data[9]~feeder_combout  = ( \uart|I_RS232RX|RxData [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[9]~feeder .extended_lut = "off";
defparam \mem|data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \mem|data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[9] .is_wysiwyg = "true";
defparam \mem|data[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [9]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [9]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N0
cyclonev_lcell_comb \npu|p00|sum_out[9]~feeder (
// Equation(s):
// \npu|p00|sum_out[9]~feeder_combout  = ( \npu|p00|self_value [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[9]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N1
dffeas \npu|p00|sum_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[9] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [9]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N27
cyclonev_lcell_comb \npu|p10|Add0~37 (
// Equation(s):
// \npu|p10|Add0~37_sumout  = SUM(( \npu|p10|self_value [9] ) + ( \npu|p00|sum_out [9] ) + ( \npu|p10|Add0~34  ))
// \npu|p10|Add0~38  = CARRY(( \npu|p10|self_value [9] ) + ( \npu|p00|sum_out [9] ) + ( \npu|p10|Add0~34  ))

	.dataa(!\npu|p00|sum_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\npu|p10|self_value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~37_sumout ),
	.cout(\npu|p10|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~37 .extended_lut = "off";
defparam \npu|p10|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \npu|p10|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N28
dffeas \npu|p10|sum_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[9] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \npu|p20|Add0~37 (
// Equation(s):
// \npu|p20|Add0~37_sumout  = SUM(( \npu|p10|sum_out [9] ) + ( \npu|p20|self_value [9] ) + ( \npu|p20|Add0~34  ))
// \npu|p20|Add0~38  = CARRY(( \npu|p10|sum_out [9] ) + ( \npu|p20|self_value [9] ) + ( \npu|p20|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|self_value [9]),
	.datad(!\npu|p10|sum_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~37_sumout ),
	.cout(\npu|p20|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~37 .extended_lut = "off";
defparam \npu|p20|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N28
dffeas \npu|p20|sum_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[9] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [9]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N27
cyclonev_lcell_comb \npu|p30|Add0~37 (
// Equation(s):
// \npu|p30|Add0~37_sumout  = SUM(( \npu|p30|self_value [9] ) + ( \npu|p20|sum_out [9] ) + ( \npu|p30|Add0~34  ))
// \npu|p30|Add0~38  = CARRY(( \npu|p30|self_value [9] ) + ( \npu|p20|sum_out [9] ) + ( \npu|p30|Add0~34  ))

	.dataa(!\npu|p20|sum_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\npu|p30|self_value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~37_sumout ),
	.cout(\npu|p30|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~37 .extended_lut = "off";
defparam \npu|p30|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \npu|p30|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N29
dffeas \npu|p30|sum_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[9] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [9]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y6_N7
dffeas \mem|data[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [3]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[11] .is_wysiwyg = "true";
defparam \mem|data[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [11]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [11]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [11]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [11]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y9_N13
dffeas \npu|p00|sum_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [11]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[11] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \mem|data[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [2]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[10] .is_wysiwyg = "true";
defparam \mem|data[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [10]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [10]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N51
cyclonev_lcell_comb \npu|p00|sum_out[10]~feeder (
// Equation(s):
// \npu|p00|sum_out[10]~feeder_combout  = ( \npu|p00|self_value [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[10]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N52
dffeas \npu|p00|sum_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[10] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N30
cyclonev_lcell_comb \npu|p10|Add0~41 (
// Equation(s):
// \npu|p10|Add0~41_sumout  = SUM(( \npu|p00|sum_out [10] ) + ( \npu|p10|self_value [10] ) + ( \npu|p10|Add0~38  ))
// \npu|p10|Add0~42  = CARRY(( \npu|p00|sum_out [10] ) + ( \npu|p10|self_value [10] ) + ( \npu|p10|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [10]),
	.datad(!\npu|p00|sum_out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~41_sumout ),
	.cout(\npu|p10|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~41 .extended_lut = "off";
defparam \npu|p10|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \npu|p10|Add0~45 (
// Equation(s):
// \npu|p10|Add0~45_sumout  = SUM(( \npu|p00|sum_out [11] ) + ( \npu|p10|self_value [11] ) + ( \npu|p10|Add0~42  ))
// \npu|p10|Add0~46  = CARRY(( \npu|p00|sum_out [11] ) + ( \npu|p10|self_value [11] ) + ( \npu|p10|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [11]),
	.datad(!\npu|p00|sum_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~45_sumout ),
	.cout(\npu|p10|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~45 .extended_lut = "off";
defparam \npu|p10|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N34
dffeas \npu|p10|sum_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[11] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \npu|p10|sum_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[10] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [10]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \npu|p20|Add0~41 (
// Equation(s):
// \npu|p20|Add0~41_sumout  = SUM(( \npu|p20|self_value [10] ) + ( \npu|p10|sum_out [10] ) + ( \npu|p20|Add0~38  ))
// \npu|p20|Add0~42  = CARRY(( \npu|p20|self_value [10] ) + ( \npu|p10|sum_out [10] ) + ( \npu|p20|Add0~38  ))

	.dataa(!\npu|p10|sum_out [10]),
	.datab(gnd),
	.datac(!\npu|p20|self_value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~41_sumout ),
	.cout(\npu|p20|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~41 .extended_lut = "off";
defparam \npu|p20|Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \npu|p20|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \npu|p20|Add0~45 (
// Equation(s):
// \npu|p20|Add0~45_sumout  = SUM(( \npu|p10|sum_out [11] ) + ( \npu|p20|self_value [11] ) + ( \npu|p20|Add0~42  ))
// \npu|p20|Add0~46  = CARRY(( \npu|p10|sum_out [11] ) + ( \npu|p20|self_value [11] ) + ( \npu|p20|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|self_value [11]),
	.datad(!\npu|p10|sum_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~45_sumout ),
	.cout(\npu|p20|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~45 .extended_lut = "off";
defparam \npu|p20|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N34
dffeas \npu|p20|sum_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[11] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N31
dffeas \npu|p20|sum_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[10] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [10]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N30
cyclonev_lcell_comb \npu|p30|Add0~41 (
// Equation(s):
// \npu|p30|Add0~41_sumout  = SUM(( \npu|p30|self_value [10] ) + ( \npu|p20|sum_out [10] ) + ( \npu|p30|Add0~38  ))
// \npu|p30|Add0~42  = CARRY(( \npu|p30|self_value [10] ) + ( \npu|p20|sum_out [10] ) + ( \npu|p30|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|sum_out [10]),
	.datad(!\npu|p30|self_value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~41_sumout ),
	.cout(\npu|p30|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~41 .extended_lut = "off";
defparam \npu|p30|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N33
cyclonev_lcell_comb \npu|p30|Add0~45 (
// Equation(s):
// \npu|p30|Add0~45_sumout  = SUM(( \npu|p20|sum_out [11] ) + ( \npu|p30|self_value [11] ) + ( \npu|p30|Add0~42  ))
// \npu|p30|Add0~46  = CARRY(( \npu|p20|sum_out [11] ) + ( \npu|p30|self_value [11] ) + ( \npu|p30|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [11]),
	.datad(!\npu|p20|sum_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~45_sumout ),
	.cout(\npu|p30|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~45 .extended_lut = "off";
defparam \npu|p30|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N35
dffeas \npu|p30|sum_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[11] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [11]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N32
dffeas \npu|p30|sum_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[10] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [10]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N27
cyclonev_lcell_comb \display2|WideOr6~0 (
// Equation(s):
// \display2|WideOr6~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] & 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [8] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & 
// ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr6~0 .extended_lut = "off";
defparam \display2|WideOr6~0 .lut_mask = 64'h50500505A0A05050;
defparam \display2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N42
cyclonev_lcell_comb \display2|WideOr5~0 (
// Equation(s):
// \display2|WideOr5~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] & (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10])) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] & ((\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] 
// & (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9] $ (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr5~0 .extended_lut = "off";
defparam \display2|WideOr5~0 .lut_mask = 64'h1414535314145353;
defparam \display2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N39
cyclonev_lcell_comb \display2|WideOr4~0 (
// Equation(s):
// \display2|WideOr4~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [8] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr4~0 .extended_lut = "off";
defparam \display2|WideOr4~0 .lut_mask = 64'h0A0A00000000AFAF;
defparam \display2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N54
cyclonev_lcell_comb \display2|WideOr3~0 (
// Equation(s):
// \display2|WideOr3~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [9] & (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] $ 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]))) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & (!\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [9] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [8])) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9] $ (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]))) ) 
// )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr3~0 .extended_lut = "off";
defparam \display2|WideOr3~0 .lut_mask = 64'h4949212149492121;
defparam \display2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N51
cyclonev_lcell_comb \display2|WideOr2~0 (
// Equation(s):
// \display2|WideOr2~0_combout  = ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [8] 
// & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [8] ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr2~0 .extended_lut = "off";
defparam \display2|WideOr2~0 .lut_mask = 64'h55555050F5F50000;
defparam \display2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N6
cyclonev_lcell_comb \display2|WideOr1~0 (
// Equation(s):
// \display2|WideOr1~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [8])) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ((\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]) 
// # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]))) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & (\mem_out|ram1|altsyncram_component|auto_generated|q_a [9] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [8])) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr1~0 .extended_lut = "off";
defparam \display2|WideOr1~0 .lut_mask = 64'h2B2B04042B2B0404;
defparam \display2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N12
cyclonev_lcell_comb \display2|WideOr0~0 (
// Equation(s):
// \display2|WideOr0~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]) # ((\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [9])) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [11] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & (\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [9])) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [10] & ((!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]) # (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|WideOr0~0 .extended_lut = "off";
defparam \display2|WideOr0~0 .lut_mask = 64'h7676BFBF7676BFBF;
defparam \display2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \mem|data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [6]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[14] .is_wysiwyg = "true";
defparam \mem|data[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [14]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [14]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [14]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X57_Y9_N37
dffeas \npu|p00|sum_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [14]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[14] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [14]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \mem|data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart|I_RS232RX|RxData [5]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[13] .is_wysiwyg = "true";
defparam \mem|data[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [13]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \npu|p00|sum_out[13]~feeder (
// Equation(s):
// \npu|p00|sum_out[13]~feeder_combout  = ( \npu|p00|self_value [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\npu|p00|self_value [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\npu|p00|sum_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p00|sum_out[13]~feeder .extended_lut = "off";
defparam \npu|p00|sum_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \npu|p00|sum_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N25
dffeas \npu|p00|sum_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p00|sum_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[13] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [13]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N45
cyclonev_lcell_comb \mem|data[12]~feeder (
// Equation(s):
// \mem|data[12]~feeder_combout  = ( \uart|I_RS232RX|RxData [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[12]~feeder .extended_lut = "off";
defparam \mem|data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \mem|data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[12] .is_wysiwyg = "true";
defparam \mem|data[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [12]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [12]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X40_Y7_N52
dffeas \npu|p00|sum_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [12]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[12] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \npu|p10|Add0~49 (
// Equation(s):
// \npu|p10|Add0~49_sumout  = SUM(( \npu|p00|sum_out [12] ) + ( \npu|p10|self_value [12] ) + ( \npu|p10|Add0~46  ))
// \npu|p10|Add0~50  = CARRY(( \npu|p00|sum_out [12] ) + ( \npu|p10|self_value [12] ) + ( \npu|p10|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [12]),
	.datad(!\npu|p00|sum_out [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~49_sumout ),
	.cout(\npu|p10|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~49 .extended_lut = "off";
defparam \npu|p10|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N39
cyclonev_lcell_comb \npu|p10|Add0~53 (
// Equation(s):
// \npu|p10|Add0~53_sumout  = SUM(( \npu|p10|self_value [13] ) + ( \npu|p00|sum_out [13] ) + ( \npu|p10|Add0~50  ))
// \npu|p10|Add0~54  = CARRY(( \npu|p10|self_value [13] ) + ( \npu|p00|sum_out [13] ) + ( \npu|p10|Add0~50  ))

	.dataa(gnd),
	.datab(!\npu|p00|sum_out [13]),
	.datac(!\npu|p10|self_value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~53_sumout ),
	.cout(\npu|p10|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~53 .extended_lut = "off";
defparam \npu|p10|Add0~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \npu|p10|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N42
cyclonev_lcell_comb \npu|p10|Add0~57 (
// Equation(s):
// \npu|p10|Add0~57_sumout  = SUM(( \npu|p10|self_value [14] ) + ( \npu|p00|sum_out [14] ) + ( \npu|p10|Add0~54  ))
// \npu|p10|Add0~58  = CARRY(( \npu|p10|self_value [14] ) + ( \npu|p00|sum_out [14] ) + ( \npu|p10|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p00|sum_out [14]),
	.datad(!\npu|p10|self_value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~57_sumout ),
	.cout(\npu|p10|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~57 .extended_lut = "off";
defparam \npu|p10|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N43
dffeas \npu|p10|sum_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[14] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N40
dffeas \npu|p10|sum_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[13] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [13]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y9_N37
dffeas \npu|p10|sum_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[12] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [12]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \npu|p20|Add0~49 (
// Equation(s):
// \npu|p20|Add0~49_sumout  = SUM(( \npu|p20|self_value [12] ) + ( \npu|p10|sum_out [12] ) + ( \npu|p20|Add0~46  ))
// \npu|p20|Add0~50  = CARRY(( \npu|p20|self_value [12] ) + ( \npu|p10|sum_out [12] ) + ( \npu|p20|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|sum_out [12]),
	.datad(!\npu|p20|self_value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~49_sumout ),
	.cout(\npu|p20|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~49 .extended_lut = "off";
defparam \npu|p20|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N39
cyclonev_lcell_comb \npu|p20|Add0~53 (
// Equation(s):
// \npu|p20|Add0~53_sumout  = SUM(( \npu|p20|self_value [13] ) + ( \npu|p10|sum_out [13] ) + ( \npu|p20|Add0~50  ))
// \npu|p20|Add0~54  = CARRY(( \npu|p20|self_value [13] ) + ( \npu|p10|sum_out [13] ) + ( \npu|p20|Add0~50  ))

	.dataa(!\npu|p10|sum_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\npu|p20|self_value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~53_sumout ),
	.cout(\npu|p20|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~53 .extended_lut = "off";
defparam \npu|p20|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \npu|p20|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \npu|p20|Add0~57 (
// Equation(s):
// \npu|p20|Add0~57_sumout  = SUM(( \npu|p10|sum_out [14] ) + ( \npu|p20|self_value [14] ) + ( \npu|p20|Add0~54  ))
// \npu|p20|Add0~58  = CARRY(( \npu|p10|sum_out [14] ) + ( \npu|p20|self_value [14] ) + ( \npu|p20|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p20|self_value [14]),
	.datad(!\npu|p10|sum_out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~57_sumout ),
	.cout(\npu|p20|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~57 .extended_lut = "off";
defparam \npu|p20|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p20|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N43
dffeas \npu|p20|sum_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[14] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N40
dffeas \npu|p20|sum_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[13] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [13]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [12]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y9_N37
dffeas \npu|p20|sum_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[12] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N36
cyclonev_lcell_comb \npu|p30|Add0~49 (
// Equation(s):
// \npu|p30|Add0~49_sumout  = SUM(( \npu|p30|self_value [12] ) + ( \npu|p20|sum_out [12] ) + ( \npu|p30|Add0~46  ))
// \npu|p30|Add0~50  = CARRY(( \npu|p30|self_value [12] ) + ( \npu|p20|sum_out [12] ) + ( \npu|p30|Add0~46  ))

	.dataa(gnd),
	.datab(!\npu|p30|self_value [12]),
	.datac(!\npu|p20|sum_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~49_sumout ),
	.cout(\npu|p30|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~49 .extended_lut = "off";
defparam \npu|p30|Add0~49 .lut_mask = 64'h0000F0F000003333;
defparam \npu|p30|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N39
cyclonev_lcell_comb \npu|p30|Add0~53 (
// Equation(s):
// \npu|p30|Add0~53_sumout  = SUM(( \npu|p30|self_value [13] ) + ( \npu|p20|sum_out [13] ) + ( \npu|p30|Add0~50  ))
// \npu|p30|Add0~54  = CARRY(( \npu|p30|self_value [13] ) + ( \npu|p20|sum_out [13] ) + ( \npu|p30|Add0~50  ))

	.dataa(!\npu|p20|sum_out [13]),
	.datab(gnd),
	.datac(!\npu|p30|self_value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~53_sumout ),
	.cout(\npu|p30|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~53 .extended_lut = "off";
defparam \npu|p30|Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \npu|p30|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N42
cyclonev_lcell_comb \npu|p30|Add0~57 (
// Equation(s):
// \npu|p30|Add0~57_sumout  = SUM(( \npu|p20|sum_out [14] ) + ( \npu|p30|self_value [14] ) + ( \npu|p30|Add0~54  ))
// \npu|p30|Add0~58  = CARRY(( \npu|p20|sum_out [14] ) + ( \npu|p30|self_value [14] ) + ( \npu|p30|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p30|self_value [14]),
	.datad(!\npu|p20|sum_out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~57_sumout ),
	.cout(\npu|p30|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~57 .extended_lut = "off";
defparam \npu|p30|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p30|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N44
dffeas \npu|p30|sum_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[14] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [14]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N38
dffeas \npu|p30|sum_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[12] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [12]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N57
cyclonev_lcell_comb \mem|data[15]~feeder (
// Equation(s):
// \mem|data[15]~feeder_combout  = ( \uart|I_RS232RX|RxData [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart|I_RS232RX|RxData [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|data[15]~feeder .extended_lut = "off";
defparam \mem|data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N59
dffeas \mem|data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_mem_in[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|data[15] .is_wysiwyg = "true";
defparam \mem|data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\mem|wren[1]~3_combout ),
	.portare(!\mem|wren[1]~3_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [15]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .clk0_output_clock_enable = "ena0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:mem|RAM1:ram2|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|ram2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(!\mem|wren[0]~5_combout ),
	.portare(\mem|wren[0]~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [15]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .clk0_output_clock_enable = "ena0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:mem|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|ram1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \npu|p00|sum_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\npu|p00|self_value [15]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p00|sum_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p00|sum_out[15] .is_wysiwyg = "true";
defparam \npu|p00|sum_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N45
cyclonev_lcell_comb \npu|p10|Add0~61 (
// Equation(s):
// \npu|p10|Add0~61_sumout  = SUM(( \npu|p00|sum_out [15] ) + ( \npu|p10|self_value [15] ) + ( \npu|p10|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\npu|p10|self_value [15]),
	.datad(!\npu|p00|sum_out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p10|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p10|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p10|Add0~61 .extended_lut = "off";
defparam \npu|p10|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \npu|p10|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N46
dffeas \npu|p10|sum_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p10|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p10|sum_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p10|sum_out[15] .is_wysiwyg = "true";
defparam \npu|p10|sum_out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\mem|wren[2]~2_combout ),
	.portare(!\mem|wren[2]~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [15]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .clk0_output_clock_enable = "ena0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:mem|RAM1:ram3|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|ram3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N45
cyclonev_lcell_comb \npu|p20|Add0~61 (
// Equation(s):
// \npu|p20|Add0~61_sumout  = SUM(( \npu|p20|self_value [15] ) + ( \npu|p10|sum_out [15] ) + ( \npu|p20|Add0~58  ))

	.dataa(!\npu|p10|sum_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\npu|p20|self_value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p20|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p20|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p20|Add0~61 .extended_lut = "off";
defparam \npu|p20|Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \npu|p20|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N46
dffeas \npu|p20|sum_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p20|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p20|sum_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p20|sum_out[15] .is_wysiwyg = "true";
defparam \npu|p20|sum_out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\mem|wren[3]~1_combout ),
	.portare(!\mem|wren[3]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\npu|counter_inst|auxCount [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mem|data [15]}),
	.portaaddr({\address_mem_in[13]~12_combout ,\address_mem_in[12]~11_combout ,\address_mem_in[11]~10_combout ,\address_mem_in[10]~9_combout ,\address_mem_in[9]~8_combout ,\address_mem_in[8]~7_combout ,\address_mem_in[7]~6_combout ,\address_mem_in[6]~5_combout ,
\address_mem_in[5]~4_combout ,\address_mem_in[4]~3_combout ,\address_mem_in[3]~2_combout ,\address_mem_in[2]~1_combout ,\address_mem_in[1]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .clk0_output_clock_enable = "ena0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:mem|RAM1:ram4|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|ram4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N45
cyclonev_lcell_comb \npu|p30|Add0~61 (
// Equation(s):
// \npu|p30|Add0~61_sumout  = SUM(( \npu|p30|self_value [15] ) + ( \npu|p20|sum_out [15] ) + ( \npu|p30|Add0~58  ))

	.dataa(!\npu|p20|sum_out [15]),
	.datab(gnd),
	.datac(!\npu|p30|self_value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\npu|p30|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\npu|p30|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \npu|p30|Add0~61 .extended_lut = "off";
defparam \npu|p30|Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \npu|p30|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N47
dffeas \npu|p30|sum_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[15] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [15]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y9_N41
dffeas \npu|p30|sum_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\npu|p30|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\npu|p30|sum_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \npu|p30|sum_out[13] .is_wysiwyg = "true";
defparam \npu|p30|sum_out[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\npu|Equal0~0_combout ),
	.portare(!\npu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\npu|p30|sum_out [13]}),
	.portaaddr({\address_out|byte_count [12],\address_out|byte_count [11],\address_out|byte_count [10],\address_out|byte_count [9],\address_out|byte_count [8],\address_out|byte_count [7],\address_out|byte_count [6],\address_out|byte_count[5]~DUPLICATE_q ,\address_out|byte_count[4]~DUPLICATE_q ,
\address_out|byte_count [3],\address_out|byte_count [2],\address_out|byte_count[1]~DUPLICATE_q ,\address_out|byte_count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory_Out:mem_out|RAM1:ram1|altsyncram:altsyncram_component|altsyncram_adl1:auto_generated|ALTSYNCRAM";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_out|ram1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N39
cyclonev_lcell_comb \display3|WideOr6~0 (
// Equation(s):
// \display3|WideOr6~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14] & 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [14] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [14] $ (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr6~0 .extended_lut = "off";
defparam \display3|WideOr6~0 .lut_mask = 64'h5A5A050500000A0A;
defparam \display3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N42
cyclonev_lcell_comb \display3|WideOr5~0 (
// Equation(s):
// \display3|WideOr5~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [12] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( 
// (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr5~0 .extended_lut = "off";
defparam \display3|WideOr5~0 .lut_mask = 64'h03030C0C0C0C3F3F;
defparam \display3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N3
cyclonev_lcell_comb \display3|WideOr4~0 (
// Equation(s):
// \display3|WideOr4~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) 
// ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [14] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) 
// ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr4~0 .extended_lut = "off";
defparam \display3|WideOr4~0 .lut_mask = 64'h00005050A0A05555;
defparam \display3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N54
cyclonev_lcell_comb \display3|WideOr3~0 (
// Equation(s):
// \display3|WideOr3~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [12] $ 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [12] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [12] $ (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr3~0 .extended_lut = "off";
defparam \display3|WideOr3~0 .lut_mask = 64'h3C3C00000303C3C3;
defparam \display3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N12
cyclonev_lcell_comb \display3|WideOr2~0 (
// Equation(s):
// \display3|WideOr2~0_combout  = ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [12] ) ) ) # ( 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12] & !\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) 
// # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) 
// ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr2~0 .extended_lut = "off";
defparam \display3|WideOr2~0 .lut_mask = 64'h3F3F303033330000;
defparam \display3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N9
cyclonev_lcell_comb \display3|WideOr1~0 (
// Equation(s):
// \display3|WideOr1~0_combout  = ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) # 
// (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (\mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [14] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( 
// (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14] & \mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr1~0 .extended_lut = "off";
defparam \display3|WideOr1~0 .lut_mask = 64'h0A0A0505AFAF0000;
defparam \display3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N48
cyclonev_lcell_comb \display3|WideOr0~0 (
// Equation(s):
// \display3|WideOr0~0_combout  = ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] ) ) # ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( 
// \mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) # (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( \mem_out|ram1|altsyncram_component|auto_generated|q_a 
// [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( (!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]) # (\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( 
// !\mem_out|ram1|altsyncram_component|auto_generated|q_a [15] & ( !\mem_out|ram1|altsyncram_component|auto_generated|q_a [13] & ( \mem_out|ram1|altsyncram_component|auto_generated|q_a [14] ) ) )

	.dataa(gnd),
	.datab(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\mem_out|ram1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display3|WideOr0~0 .extended_lut = "off";
defparam \display3|WideOr0~0 .lut_mask = 64'h0F0FF3F3FCFCFFFF;
defparam \display3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \press~input (
	.i(press),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\press~input_o ));
// synopsys translate_off
defparam \press~input .bus_hold = "false";
defparam \press~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \addresstest[0]~input (
	.i(addresstest[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[0]~input_o ));
// synopsys translate_off
defparam \addresstest[0]~input .bus_hold = "false";
defparam \addresstest[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \addresstest[1]~input (
	.i(addresstest[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[1]~input_o ));
// synopsys translate_off
defparam \addresstest[1]~input .bus_hold = "false";
defparam \addresstest[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \addresstest[2]~input (
	.i(addresstest[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[2]~input_o ));
// synopsys translate_off
defparam \addresstest[2]~input .bus_hold = "false";
defparam \addresstest[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \addresstest[3]~input (
	.i(addresstest[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[3]~input_o ));
// synopsys translate_off
defparam \addresstest[3]~input .bus_hold = "false";
defparam \addresstest[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \addresstest[4]~input (
	.i(addresstest[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[4]~input_o ));
// synopsys translate_off
defparam \addresstest[4]~input .bus_hold = "false";
defparam \addresstest[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \addresstest[5]~input (
	.i(addresstest[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[5]~input_o ));
// synopsys translate_off
defparam \addresstest[5]~input .bus_hold = "false";
defparam \addresstest[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \addresstest[6]~input (
	.i(addresstest[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[6]~input_o ));
// synopsys translate_off
defparam \addresstest[6]~input .bus_hold = "false";
defparam \addresstest[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \addresstest[7]~input (
	.i(addresstest[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addresstest[7]~input_o ));
// synopsys translate_off
defparam \addresstest[7]~input .bus_hold = "false";
defparam \addresstest[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
