v 20121123 2
C 40000 40000 0 0 0 title-A0.sym
N 57800 65700 58500 65700 4
N 57800 64200 58800 64200 4
C 51200 62800 1 0 0 gnd-1.sym
C 52200 62800 1 0 0 gnd-1.sym
C 51200 64100 1 270 0 resistor-2.sym
{
T 51550 63700 5 10 0 0 270 0 1
device=RESISTOR
T 51500 63900 5 10 1 1 270 0 1
refdes=R801
T 51200 64100 5 10 1 1 0 0 1
value=10k
T 51200 64100 5 10 0 0 0 0 1
footprint=0805
}
C 52200 64100 1 270 0 resistor-2.sym
{
T 52550 63700 5 10 0 0 270 0 1
device=RESISTOR
T 52500 63900 5 10 1 1 270 0 1
refdes=R802
T 52200 64100 5 10 1 1 0 0 1
value=10k
T 52200 64100 5 10 0 0 0 0 1
footprint=0805
}
N 51300 63100 51300 63200 4
N 52300 63100 52300 63200 4
N 48700 64800 54600 64800 4
N 52300 64800 52300 64100 4
N 49000 65100 54300 65100 4
N 51300 65100 51300 64100 4
C 48700 69000 1 0 0 gnd-1.sym
N 48800 69300 48800 69800 4
N 46800 70500 47900 70500 4
C 52500 65400 1 0 0 capacitor-1.sym
{
T 52700 66100 5 10 0 0 0 0 1
device=CAPACITOR
T 52700 65900 5 10 1 1 0 0 1
refdes=C801
T 52700 66300 5 10 0 0 0 0 1
symversion=0.1
T 52500 65400 5 10 1 1 0 0 1
value=100n
T 52500 65400 5 10 0 0 0 0 1
footprint=0805
}
C 52200 65200 1 0 0 gnd-1.sym
N 52500 65600 52300 65600 4
N 52300 65500 52300 66500 4
N 53500 65600 53500 67500 4
N 53400 65600 53500 65600 4
C 79200 40000 1 0 0 cvstitleblock-1.sym
{
T 79800 40400 5 10 1 1 0 0 1
date=2011.jun.15
T 83700 40500 5 10 1 1 0 0 1
rev=$Revision$
T 85200 40100 5 10 1 1 0 0 1
auth=Roman V. Prikhodchenko
T 80000 40700 5 10 1 1 0 0 1
fname=$Source$
T 83000 41100 5 14 1 1 0 4 1
title=Power-Bridge
}
C 52000 67400 1 0 0 input-2.sym
{
T 52000 67600 5 10 1 1 0 0 1
net=VLogic:1
T 52600 68100 5 10 0 0 0 0 1
device=none
T 52500 67500 5 10 0 1 0 7 1
value=INPUT
}
C 50200 70400 1 0 0 output-2.sym
{
T 51100 70600 5 10 1 1 0 0 1
net=VLogic:1
T 50400 71100 5 10 0 0 0 0 1
device=none
T 51100 70500 5 10 0 1 0 1 1
value=OUTPUT
}
N 57800 52700 59700 52700 4
N 57800 51200 60000 51200 4
C 51200 49800 1 0 0 gnd-1.sym
C 52200 49800 1 0 0 gnd-1.sym
C 51200 51100 1 270 0 resistor-2.sym
{
T 51550 50700 5 10 0 0 270 0 1
device=RESISTOR
T 51500 50900 5 10 1 1 270 0 1
refdes=R803
T 51200 51100 5 10 1 1 0 0 1
value=10k
T 51200 51100 5 10 0 0 0 0 1
footprint=0805
}
C 52200 51100 1 270 0 resistor-2.sym
{
T 52550 50700 5 10 0 0 270 0 1
device=RESISTOR
T 52500 50900 5 10 1 1 270 0 1
refdes=R804
T 52200 51100 5 10 1 1 0 0 1
value=10k
T 52200 51100 5 10 0 0 0 0 1
footprint=0805
}
N 51300 50100 51300 50200 4
N 52300 50100 52300 50200 4
N 47500 51800 54600 51800 4
N 52300 51800 52300 51100 4
N 47800 52100 54300 52100 4
N 51300 52100 51300 51100 4
C 52500 52400 1 0 0 capacitor-1.sym
{
T 52700 53100 5 10 0 0 0 0 1
device=CAPACITOR
T 52700 52900 5 10 1 1 0 0 1
refdes=C802
T 52700 53300 5 10 0 0 0 0 1
symversion=0.1
T 52500 52400 5 10 1 1 0 0 1
value=100n
T 52500 52400 5 10 0 0 0 0 1
footprint=0805
}
C 52200 52200 1 0 0 gnd-1.sym
N 52500 52600 52300 52600 4
N 52300 52500 52300 53500 4
N 53500 52600 53500 54500 4
N 53400 52600 53500 52600 4
C 52000 54400 1 0 0 input-2.sym
{
T 52000 54600 5 10 1 1 0 0 1
net=VLogic:1
T 52600 55100 5 10 0 0 0 0 1
device=none
T 52500 54500 5 10 0 1 0 7 1
value=INPUT
}
N 53500 54500 53400 54500 4
N 57800 59100 59100 59100 4
N 57800 57600 59400 57600 4
C 51200 56300 1 0 0 gnd-1.sym
C 52200 56300 1 0 0 gnd-1.sym
C 51200 57600 1 270 0 resistor-2.sym
{
T 51550 57200 5 10 0 0 270 0 1
device=RESISTOR
T 51500 57400 5 10 1 1 270 0 1
refdes=R805
T 51200 57600 5 10 1 1 0 0 1
value=10k
T 51200 57600 5 10 0 0 0 0 1
footprint=0805
}
C 52200 57600 1 270 0 resistor-2.sym
{
T 52550 57200 5 10 0 0 270 0 1
device=RESISTOR
T 52500 57400 5 10 1 1 270 0 1
refdes=R806
T 52200 57600 5 10 1 1 0 0 1
value=10k
T 52200 57600 5 10 0 0 0 0 1
footprint=0805
}
N 51300 56600 51300 56700 4
N 52300 56600 52300 56700 4
N 48100 58300 54600 58300 4
N 52300 58300 52300 57600 4
N 48400 58600 54300 58600 4
N 51300 58600 51300 57600 4
C 52500 58900 1 0 0 capacitor-1.sym
{
T 52700 59600 5 10 0 0 0 0 1
device=CAPACITOR
T 52700 59400 5 10 1 1 0 0 1
refdes=C803
T 52700 59800 5 10 0 0 0 0 1
symversion=0.1
T 52500 58900 5 10 1 1 0 0 1
value=100n
T 52500 58900 5 10 0 0 0 0 1
footprint=0805
}
C 52200 58700 1 0 0 gnd-1.sym
N 52500 59100 52300 59100 4
N 52300 59000 52300 60000 4
N 53500 59100 53500 61000 4
N 53400 59100 53500 59100 4
C 52000 60900 1 0 0 input-2.sym
{
T 52000 61100 5 10 1 1 0 0 1
net=VLogic:1
T 52600 61600 5 10 0 0 0 0 1
device=none
T 52500 61000 5 10 0 1 0 7 1
value=INPUT
}
N 53500 61000 53400 61000 4
C 45400 70400 1 0 0 input-2.sym
{
T 45400 70600 5 10 1 1 0 0 1
net=VBUS_D:1
T 46000 71100 5 10 0 0 0 0 1
device=none
T 45900 70500 5 10 0 1 0 7 1
value=INPUT
}
N 53400 67500 53500 67500 4
N 49000 65100 49000 67200 4
N 48400 58600 48400 66600 4
N 48100 58300 48100 66300 4
N 47800 52100 47800 66000 4
N 47500 51800 47500 65700 4
C 49100 69800 1 90 0 MOSFET_P-1.sym
{
T 48000 70450 5 10 1 1 90 6 1
refdes=Q801
T 46850 69800 5 10 0 0 90 0 1
device=MOSFET P-Channel
T 49100 69800 5 10 1 0 0 0 1
footprint=IRLML6302
}
N 49100 70500 50200 70500 4
N 52500 66500 52300 66500 4
N 53400 66500 53500 66500 4
N 53400 60000 53500 60000 4
N 52500 60000 52300 60000 4
N 52500 53500 52300 53500 4
N 53400 53500 53500 53500 4
C 45200 65200 1 0 0 connector8-1.sym
{
T 45300 68400 5 10 0 0 0 0 1
device=CONNECTOR_8
T 45300 67800 5 10 1 1 0 0 1
refdes=CONN801
T 45200 65200 5 10 0 0 0 0 1
footprint=CONNECTOR 1 8
}
C 47100 65100 1 0 0 gnd-1.sym
C 53400 66300 1 0 1 capacitor-2.sym
{
T 53200 67000 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 53200 66800 5 10 1 1 0 6 1
refdes=C804
T 53200 67200 5 10 0 0 0 6 1
symversion=0.1
T 53400 66300 5 10 1 1 0 0 1
value=10u
T 53400 66300 5 10 0 1 0 0 1
footprint=TANT_B
}
C 53400 59800 1 0 1 capacitor-2.sym
{
T 53200 60500 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 53200 60300 5 10 1 1 0 6 1
refdes=C805
T 53200 60700 5 10 0 0 0 6 1
symversion=0.1
T 53400 59800 5 10 1 1 0 0 1
value=10u
T 53400 59800 5 10 0 1 0 0 1
footprint=TANT_B
}
C 53400 53300 1 0 1 capacitor-2.sym
{
T 53200 54000 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 53200 53800 5 10 1 1 0 6 1
refdes=C806
T 53200 54200 5 10 0 0 0 6 1
symversion=0.1
T 53400 53300 5 10 1 1 0 0 1
value=10u
T 53400 53300 5 10 0 1 0 0 1
footprint=TANT_B
}
T 52700 72000 9 10 1 0 0 0 1
shoot-through protection circuitry (also known as cross-conduction prevention circuitry).
N 47200 67500 47200 70500 4
C 54900 65000 1 0 0 7404-1.sym
{
T 55500 65900 5 10 0 0 0 0 1
device=7404
T 55200 65900 5 10 1 1 0 0 1
refdes=U801
T 55500 68500 5 10 0 0 0 0 1
footprint=DIP14
T 54900 65000 5 10 1 0 0 0 1
slot=2
}
C 54900 63500 1 0 0 7404-1.sym
{
T 55500 64400 5 10 0 0 0 0 1
device=7404
T 55200 64400 5 10 1 1 0 0 1
refdes=U801
T 55500 67000 5 10 0 0 0 0 1
footprint=DIP14
T 54900 63500 5 10 1 0 0 0 1
slot=1
}
C 56500 65200 1 0 0 7408-1.sym
{
T 57200 66100 5 10 0 0 0 0 1
device=7408
T 56800 66100 5 10 1 1 0 0 1
refdes=U802
T 57200 67500 5 10 0 0 0 0 1
footprint=DIP14
T 56500 65200 5 10 1 0 0 0 1
slot=1
}
C 56500 63700 1 0 0 7408-1.sym
{
T 57200 64600 5 10 0 0 0 0 1
device=7408
T 56800 64600 5 10 1 1 0 0 1
refdes=U802
T 57200 66000 5 10 0 0 0 0 1
footprint=DIP14
T 56500 63700 5 10 1 0 0 0 1
slot=2
}
N 54900 65500 54600 65500 4
N 54600 64400 54600 65500 4
N 56500 65900 54300 65900 4
N 54300 64000 54300 65900 4
N 56000 65500 56500 65500 4
C 56500 48900 1 0 0 7408-1.sym
{
T 57200 49800 5 10 0 0 0 0 1
device=7408
T 56800 49800 5 10 1 1 0 0 1
refdes=U803
T 57200 51200 5 10 0 0 0 0 1
footprint=DIP14
T 56500 48900 5 10 1 0 0 0 1
slot=3
}
C 56500 47700 1 0 0 7408-1.sym
{
T 57200 48600 5 10 0 0 0 0 1
device=7408
T 56800 48600 5 10 1 1 0 0 1
refdes=U803
T 57200 50000 5 10 0 0 0 0 1
footprint=DIP14
T 56500 47700 5 10 1 0 0 0 1
slot=4
}
C 54900 58400 1 0 0 7404-1.sym
{
T 55500 59300 5 10 0 0 0 0 1
device=7404
T 55500 61900 5 10 0 0 0 0 1
footprint=DIP14
T 55200 59300 5 10 1 1 0 0 1
refdes=U801
T 54900 58400 5 10 1 0 0 0 1
slot=4
}
C 54900 56900 1 0 0 7404-1.sym
{
T 55500 57800 5 10 0 0 0 0 1
device=7404
T 55500 60400 5 10 0 0 0 0 1
footprint=DIP14
T 55200 57800 5 10 1 1 0 0 1
refdes=U801
T 54900 56900 5 10 1 0 0 0 1
slot=3
}
C 56500 58600 1 0 0 7408-1.sym
{
T 57200 59500 5 10 0 0 0 0 1
device=7408
T 57200 60900 5 10 0 0 0 0 1
footprint=DIP14
T 56800 59500 5 10 1 1 0 0 1
refdes=U802
T 56500 58600 5 10 1 0 0 0 1
slot=3
}
C 56500 57100 1 0 0 7408-1.sym
{
T 57200 58000 5 10 0 0 0 0 1
device=7408
T 57200 59400 5 10 0 0 0 0 1
footprint=DIP14
T 56800 58000 5 10 1 1 0 0 1
refdes=U802
T 56500 57100 5 10 1 0 0 0 1
slot=4
}
N 54900 58900 54600 58900 4
N 54600 57800 54600 58900 4
N 56500 59300 54300 59300 4
N 54300 57400 54300 59300 4
N 56000 58900 56500 58900 4
C 54900 52000 1 0 0 7404-1.sym
{
T 55500 52900 5 10 0 0 0 0 1
device=7404
T 55500 55500 5 10 0 0 0 0 1
footprint=DIP14
T 55200 52900 5 10 1 1 0 0 1
refdes=U801
T 54900 52000 5 10 1 0 0 0 1
slot=6
}
C 54900 50500 1 0 0 7404-1.sym
{
T 55500 51400 5 10 0 0 0 0 1
device=7404
T 55500 54000 5 10 0 0 0 0 1
footprint=DIP14
T 55200 51400 5 10 1 1 0 0 1
refdes=U801
T 54900 50500 5 10 1 0 0 0 1
slot=5
}
C 56500 52200 1 0 0 7408-1.sym
{
T 57200 53100 5 10 0 0 0 0 1
device=7408
T 57200 54500 5 10 0 0 0 0 1
footprint=DIP14
T 56800 53100 5 10 1 1 0 0 1
refdes=U803
T 56500 52200 5 10 1 0 0 0 1
slot=1
}
C 56500 50700 1 0 0 7408-1.sym
{
T 57200 51600 5 10 0 0 0 0 1
device=7408
T 57200 53000 5 10 0 0 0 0 1
footprint=DIP14
T 56800 51600 5 10 1 1 0 0 1
refdes=U803
T 56500 50700 5 10 1 0 0 0 1
slot=2
}
N 54900 52500 54600 52500 4
N 54600 51400 54600 52500 4
N 56500 52900 54300 52900 4
N 54300 51000 54300 52900 4
N 56000 52500 56500 52500 4
N 54300 51000 54900 51000 4
N 56500 51000 56000 51000 4
C 62000 65200 1 0 1 connector8-1.sym
{
T 61900 68400 5 10 0 0 0 6 1
device=CONNECTOR_8
T 61900 67800 5 10 1 1 0 6 1
refdes=CONN802
T 62000 65200 5 10 0 0 0 6 1
footprint=CONNECTOR 1 8
}
N 58500 65700 58500 67500 4
N 58500 67500 60300 67500 4
N 60300 67200 58800 67200 4
N 58800 64200 58800 67200 4
N 60300 66600 59100 66600 4
N 59100 59100 59100 66600 4
N 59400 57600 59400 66300 4
N 59400 66300 60300 66300 4
N 60300 65700 59700 65700 4
N 59700 52700 59700 65700 4
N 60000 51200 60000 65400 4
N 60300 65400 60000 65400 4
C 59800 66600 1 0 0 gnd-1.sym
C 59800 65700 1 0 0 gnd-1.sym
N 59900 66900 60300 66900 4
N 59900 66000 60300 66000 4
N 46900 65400 47200 65400 4
N 46900 65700 47500 65700 4
N 46900 66000 47800 66000 4
N 46900 66300 48100 66300 4
N 46900 66600 48400 66600 4
N 46900 66900 48700 66900 4
N 48700 66900 48700 64800 4
N 46900 67200 49000 67200 4
N 46900 67500 47200 67500 4
N 54600 64400 56500 64400 4
N 54300 64000 54900 64000 4
N 56000 64000 56500 64000 4
N 54600 57800 56500 57800 4
N 54300 57400 54900 57400 4
N 56000 57400 56500 57400 4
N 54600 51400 56500 51400 4
C 66800 67900 1 0 0 74125-1.sym
{
T 68900 69440 5 10 0 0 0 0 1
device=74125
T 68900 69240 5 10 0 0 0 0 1
footprint=DIP14
T 68500 68900 5 10 1 1 0 6 1
refdes=U?
}
C 66600 65800 1 0 0 74125-1.sym
{
T 68700 67340 5 10 0 0 0 0 1
device=74125
T 68700 67140 5 10 0 0 0 0 1
footprint=DIP14
T 68300 66800 5 10 1 1 0 6 1
refdes=U?
}
C 66800 63400 1 0 0 74125-1.sym
{
T 68900 64940 5 10 0 0 0 0 1
device=74125
T 68900 64740 5 10 0 0 0 0 1
footprint=DIP14
T 68500 64400 5 10 1 1 0 6 1
refdes=U?
}
C 66900 60400 1 0 0 74125-1.sym
{
T 69000 61940 5 10 0 0 0 0 1
device=74125
T 69000 61740 5 10 0 0 0 0 1
footprint=DIP14
T 68600 61400 5 10 1 1 0 6 1
refdes=U?
}
C 67200 52000 1 0 0 74125-1.sym
{
T 69300 53540 5 10 0 0 0 0 1
device=74125
T 69300 53340 5 10 0 0 0 0 1
footprint=DIP14
T 68900 53000 5 10 1 1 0 6 1
refdes=U?
}
C 67200 50100 1 0 0 74125-1.sym
{
T 69300 51640 5 10 0 0 0 0 1
device=74125
T 69300 51440 5 10 0 0 0 0 1
footprint=DIP14
T 68900 51100 5 10 1 1 0 6 1
refdes=U?
}
C 67100 48100 1 0 0 74125-1.sym
{
T 69200 49640 5 10 0 0 0 0 1
device=74125
T 69200 49440 5 10 0 0 0 0 1
footprint=DIP14
T 68800 49100 5 10 1 1 0 6 1
refdes=U?
}
C 67100 46200 1 0 0 74125-1.sym
{
T 69200 47740 5 10 0 0 0 0 1
device=74125
T 69200 47540 5 10 0 0 0 0 1
footprint=DIP14
T 68800 47200 5 10 1 1 0 6 1
refdes=U?
}
