// Seed: 3181129732
module module_0;
  logic id_1;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri id_11
);
  assign id_6 = id_1;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2
);
  logic id_4;
  logic [1 : 1 'b0] id_5;
  parameter id_6 = -1;
  parameter id_7 = 1'b0 == -1'd0;
  wire id_8 = 1;
  assign id_8 = id_7;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
