
SHL_Pod_SecondaryBMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005548  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08005718  08005718  00015718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b00  08005b00  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005b00  08005b00  00015b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b08  08005b08  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b08  08005b08  00015b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b0c  08005b0c  00015b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005b10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000070  08005b80  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  08005b80  000205e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136ec  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b5e  00000000  00000000  0003378c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  000362f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf0  00000000  00000000  000370e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027fbf  00000000  00000000  00037dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc67  00000000  00000000  0005fd97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edffd  00000000  00000000  0006f9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015d9fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041d8  00000000  00000000  0015da50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005700 	.word	0x08005700

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08005700 	.word	0x08005700

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <TinyBMS_ReadDeviceTemperatures>:
 * 						 	      [INT16]				   [INT16] 				  [INT16]
 * 						  	(Reg 48) DATA1 - TinyBMS Internal Temperature
 * 						  	(Reg 42) DATA2 - External Temp Sensor #1 (value of -327689 if NC)
 * 						  	(Reg 43) DATA3 - External Temp Sensor #2 (value of -327689 if NC)
 */
int TinyBMS_ReadDeviceTemperatures(UART_HandleTypeDef *huart2) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b0a4      	sub	sp, #144	; 0x90
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	printf("TinyBMS_ReadDeviceTemperatures\n");
 80005b0:	4880      	ldr	r0, [pc, #512]	; (80007b4 <TinyBMS_ReadDeviceTemperatures+0x20c>)
 80005b2:	f004 f95f 	bl	8004874 <puts>
	int retval = -1;
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	uint8_t tx_buffer[50], rx_buffer[50];
	uint8_t PL = 0, CRC_LSB = 0, CRC_MSB = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 80005c4:	2300      	movs	r3, #0
 80005c6:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
 80005ca:	2300      	movs	r3, #0
 80005cc:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
	int16_t DATA1 = 0, DATA2 = 0, DATA3 = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 80005d6:	2300      	movs	r3, #0
 80005d8:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 80005dc:	2300      	movs	r3, #0
 80005de:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	uint16_t CRC_request = 0, CRC_calc = 0, CRC_reply = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 80005e8:	2300      	movs	r3, #0
 80005ea:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80005ee:	2300      	movs	r3, #0
 80005f0:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c

	/* Request to BMS */
	tx_buffer[0] = 0xAA;
 80005f4:	23aa      	movs	r3, #170	; 0xaa
 80005f6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	tx_buffer[1] = 0x1B; //command
 80005fa:	231b      	movs	r3, #27
 80005fc:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

	CRC_request = CRC16(tx_buffer, 2);
 8000600:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000604:	2102      	movs	r1, #2
 8000606:	4618      	mov	r0, r3
 8000608:	f000 f8ea 	bl	80007e0 <CRC16>
 800060c:	4603      	mov	r3, r0
 800060e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	CRC_LSB = (CRC_request & 0xFF);
 8000612:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000616:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
	CRC_MSB = ((CRC_request >> 8) & 0xFF);
 800061a:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800061e:	0a1b      	lsrs	r3, r3, #8
 8000620:	b29b      	uxth	r3, r3
 8000622:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
	tx_buffer[2] = CRC_LSB;
 8000626:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 800062a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	tx_buffer[3] = CRC_MSB;
 800062e:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8000632:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	HAL_UART_Transmit_IT(huart2, tx_buffer, 4);
 8000636:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800063a:	2204      	movs	r2, #4
 800063c:	4619      	mov	r1, r3
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f002 fd12 	bl	8003068 <HAL_UART_Transmit_IT>

	/* Response from BMS */
	HAL_UART_Receive_IT(huart2, rx_buffer, 2); //read bytes 1-2 to check OK/ERROR
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2202      	movs	r2, #2
 800064a:	4619      	mov	r1, r3
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f002 fd67 	bl	8003120 <HAL_UART_Receive_IT>

	//[ERROR] //If Byte 2 is equal to 0x00 instead of 0x1B
	if(rx_buffer[1] == 0x00) {
 8000652:	7b7b      	ldrb	r3, [r7, #13]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d137      	bne.n	80006c8 <TinyBMS_ReadDeviceTemperatures+0x120>
		printf("Response from BMS [ERROR]\n");
 8000658:	4857      	ldr	r0, [pc, #348]	; (80007b8 <TinyBMS_ReadDeviceTemperatures+0x210>)
 800065a:	f004 f90b 	bl	8004874 <puts>

		HAL_UART_Receive_IT(huart2, &rx_buffer[2], 4); //read bytes 3-6 from ERROR reply
 800065e:	f107 030c 	add.w	r3, r7, #12
 8000662:	3302      	adds	r3, #2
 8000664:	2204      	movs	r2, #4
 8000666:	4619      	mov	r1, r3
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f002 fd59 	bl	8003120 <HAL_UART_Receive_IT>

		uint8_t error = rx_buffer[3];
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75

		// uint16_t word = ((uint8_t msb << 8) | uint8_t lsb)
		CRC_reply = ((rx_buffer[5] << 8) | rx_buffer[4]);
 8000674:	7c7b      	ldrb	r3, [r7, #17]
 8000676:	021b      	lsls	r3, r3, #8
 8000678:	b21a      	sxth	r2, r3
 800067a:	7c3b      	ldrb	r3, [r7, #16]
 800067c:	b21b      	sxth	r3, r3
 800067e:	4313      	orrs	r3, r2
 8000680:	b21b      	sxth	r3, r3
 8000682:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		CRC_calc = CRC16(rx_buffer, 4); //Calc CRC for bytes 1-4 of ERROR response
 8000686:	f107 030c 	add.w	r3, r7, #12
 800068a:	2104      	movs	r1, #4
 800068c:	4618      	mov	r0, r3
 800068e:	f000 f8a7 	bl	80007e0 <CRC16>
 8000692:	4603      	mov	r3, r0
 8000694:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

		if(CRC_calc == CRC_reply) {
 8000698:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800069c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d109      	bne.n	80006b8 <TinyBMS_ReadDeviceTemperatures+0x110>
			printf("CRC pass\n");
 80006a4:	4845      	ldr	r0, [pc, #276]	; (80007bc <TinyBMS_ReadDeviceTemperatures+0x214>)
 80006a6:	f004 f8e5 	bl	8004874 <puts>
			printf("ERROR Code: 0x%02X\n", error);
 80006aa:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80006ae:	4619      	mov	r1, r3
 80006b0:	4843      	ldr	r0, [pc, #268]	; (80007c0 <TinyBMS_ReadDeviceTemperatures+0x218>)
 80006b2:	f004 f859 	bl	8004768 <iprintf>
 80006b6:	e002      	b.n	80006be <TinyBMS_ReadDeviceTemperatures+0x116>
		} else {
			printf("CRC fail in BMS ERROR\n");
 80006b8:	4842      	ldr	r0, [pc, #264]	; (80007c4 <TinyBMS_ReadDeviceTemperatures+0x21c>)
 80006ba:	f004 f8db 	bl	8004874 <puts>
		}
		retval = -1;
 80006be:	f04f 33ff 	mov.w	r3, #4294967295
 80006c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80006c6:	e06f      	b.n	80007a8 <TinyBMS_ReadDeviceTemperatures+0x200>

	//[OK]
	} else {
		printf("Response from BMS [OK]\n");
 80006c8:	483f      	ldr	r0, [pc, #252]	; (80007c8 <TinyBMS_ReadDeviceTemperatures+0x220>)
 80006ca:	f004 f8d3 	bl	8004874 <puts>
		//Unsure if payload length changes
		HAL_UART_Receive_IT(huart2, &rx_buffer[2], 9); //read bytes 3-11 from OK reply
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	3302      	adds	r3, #2
 80006d4:	2209      	movs	r2, #9
 80006d6:	4619      	mov	r1, r3
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f002 fd21 	bl	8003120 <HAL_UART_Receive_IT>
		PL = rx_buffer[2]; //payload length
 80006de:	7bbb      	ldrb	r3, [r7, #14]
 80006e0:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
		printf("Payload Length: 0x%02X\n", PL);
 80006e4:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80006e8:	4619      	mov	r1, r3
 80006ea:	4838      	ldr	r0, [pc, #224]	; (80007cc <TinyBMS_ReadDeviceTemperatures+0x224>)
 80006ec:	f004 f83c 	bl	8004768 <iprintf>

		DATA1 = ((rx_buffer[4] << 8) | rx_buffer[3]);
 80006f0:	7c3b      	ldrb	r3, [r7, #16]
 80006f2:	021b      	lsls	r3, r3, #8
 80006f4:	b21a      	sxth	r2, r3
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	4313      	orrs	r3, r2
 80006fc:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
		int16_t internalTemp = DATA1;  //TinyBMS internal temperature
 8000700:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8000704:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

		DATA2 = ((rx_buffer[6] << 8) | rx_buffer[5]); //value of -32768 if not connected
 8000708:	7cbb      	ldrb	r3, [r7, #18]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b21a      	sxth	r2, r3
 800070e:	7c7b      	ldrb	r3, [r7, #17]
 8000710:	b21b      	sxth	r3, r3
 8000712:	4313      	orrs	r3, r2
 8000714:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
		int16_t externalTemp1 = DATA2; //External Temp Sensor #1
 8000718:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800071c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

		DATA3 = ((rx_buffer[8] << 8) | rx_buffer[7]); //value of -32768 if not connected
 8000720:	7d3b      	ldrb	r3, [r7, #20]
 8000722:	021b      	lsls	r3, r3, #8
 8000724:	b21a      	sxth	r2, r3
 8000726:	7cfb      	ldrb	r3, [r7, #19]
 8000728:	b21b      	sxth	r3, r3
 800072a:	4313      	orrs	r3, r2
 800072c:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
		int16_t externalTemp2 = DATA3; //External Temp Sensor #2
 8000730:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000734:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

		CRC_reply = ((rx_buffer[10] << 8) | rx_buffer[9]);
 8000738:	7dbb      	ldrb	r3, [r7, #22]
 800073a:	021b      	lsls	r3, r3, #8
 800073c:	b21a      	sxth	r2, r3
 800073e:	7d7b      	ldrb	r3, [r7, #21]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21b      	sxth	r3, r3
 8000746:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		CRC_calc = CRC16(rx_buffer, 9); //Calc CRC for bytes 1-9 of OK response
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	2109      	movs	r1, #9
 8000750:	4618      	mov	r0, r3
 8000752:	f000 f845 	bl	80007e0 <CRC16>
 8000756:	4603      	mov	r3, r0
 8000758:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

		if(CRC_calc == CRC_reply) {
 800075c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8000760:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8000764:	429a      	cmp	r2, r3
 8000766:	d118      	bne.n	800079a <TinyBMS_ReadDeviceTemperatures+0x1f2>
			printf("CRC pass\n");
 8000768:	4814      	ldr	r0, [pc, #80]	; (80007bc <TinyBMS_ReadDeviceTemperatures+0x214>)
 800076a:	f004 f883 	bl	8004874 <puts>
			printf("TinyBMS internal temperature: 0x%04X\n", internalTemp);
 800076e:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	; 0x7a
 8000772:	4619      	mov	r1, r3
 8000774:	4816      	ldr	r0, [pc, #88]	; (80007d0 <TinyBMS_ReadDeviceTemperatures+0x228>)
 8000776:	f003 fff7 	bl	8004768 <iprintf>
			printf("External sensor 1 temperature: 0x%04X\n", externalTemp1);
 800077a:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	; 0x78
 800077e:	4619      	mov	r1, r3
 8000780:	4814      	ldr	r0, [pc, #80]	; (80007d4 <TinyBMS_ReadDeviceTemperatures+0x22c>)
 8000782:	f003 fff1 	bl	8004768 <iprintf>
			printf("External sensor 2 temperature: 0x%04X\n", externalTemp2);
 8000786:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 800078a:	4619      	mov	r1, r3
 800078c:	4812      	ldr	r0, [pc, #72]	; (80007d8 <TinyBMS_ReadDeviceTemperatures+0x230>)
 800078e:	f003 ffeb 	bl	8004768 <iprintf>
			retval = 0; //success
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000798:	e006      	b.n	80007a8 <TinyBMS_ReadDeviceTemperatures+0x200>
		} else {
			printf("CRC fail in BMS OK\n");
 800079a:	4810      	ldr	r0, [pc, #64]	; (80007dc <TinyBMS_ReadDeviceTemperatures+0x234>)
 800079c:	f004 f86a 	bl	8004874 <puts>
			retval = -1;
 80007a0:	f04f 33ff 	mov.w	r3, #4294967295
 80007a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		}

	}
	return retval;
 80007a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3790      	adds	r7, #144	; 0x90
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	08005718 	.word	0x08005718
 80007b8:	08005738 	.word	0x08005738
 80007bc:	08005754 	.word	0x08005754
 80007c0:	08005760 	.word	0x08005760
 80007c4:	08005774 	.word	0x08005774
 80007c8:	0800578c 	.word	0x0800578c
 80007cc:	080057a4 	.word	0x080057a4
 80007d0:	080057bc 	.word	0x080057bc
 80007d4:	080057e4 	.word	0x080057e4
 80007d8:	0800580c 	.word	0x0800580c
 80007dc:	08005834 	.word	0x08005834

080007e0 <CRC16>:
	return retval;
}


/*********** CRC Calculation ***********/
static uint16_t CRC16(const uint8_t* data, uint16_t length) {
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
	uint8_t tmp;
	uint16_t crcWord = 0xFFFF;
 80007ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f0:	81fb      	strh	r3, [r7, #14]

	while(length--) {
 80007f2:	e011      	b.n	8000818 <CRC16+0x38>
		tmp = *data++ ^ crcWord;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	1c5a      	adds	r2, r3, #1
 80007f8:	607a      	str	r2, [r7, #4]
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	89fb      	ldrh	r3, [r7, #14]
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4053      	eors	r3, r2
 8000802:	737b      	strb	r3, [r7, #13]
		crcWord >>= 8;
 8000804:	89fb      	ldrh	r3, [r7, #14]
 8000806:	0a1b      	lsrs	r3, r3, #8
 8000808:	81fb      	strh	r3, [r7, #14]
		crcWord ^= crcTable[tmp];
 800080a:	7b7b      	ldrb	r3, [r7, #13]
 800080c:	4a08      	ldr	r2, [pc, #32]	; (8000830 <CRC16+0x50>)
 800080e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000812:	89fb      	ldrh	r3, [r7, #14]
 8000814:	4053      	eors	r3, r2
 8000816:	81fb      	strh	r3, [r7, #14]
	while(length--) {
 8000818:	887b      	ldrh	r3, [r7, #2]
 800081a:	1e5a      	subs	r2, r3, #1
 800081c:	807a      	strh	r2, [r7, #2]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d1e8      	bne.n	80007f4 <CRC16+0x14>
	}
	return crcWord;
 8000822:	89fb      	ldrh	r3, [r7, #14]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	08005850 	.word	0x08005850

08000834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000838:	f000 fcf3 	bl	8001222 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083c:	f000 f818 	bl	8000870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000840:	f000 f96a 	bl	8000b18 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000844:	f000 f90a 	bl	8000a5c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000848:	f000 f938 	bl	8000abc <MX_USB_OTG_FS_PCD_Init>
  MX_CAN1_Init();
 800084c:	f000 f8a2 	bl	8000994 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000850:	f000 f8d4 	bl	80009fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  if(!TinyBMS_ReadDeviceTemperatures(&huart2)) {
 8000854:	4804      	ldr	r0, [pc, #16]	; (8000868 <main+0x34>)
 8000856:	f7ff fea7 	bl	80005a8 <TinyBMS_ReadDeviceTemperatures>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d0f9      	beq.n	8000854 <main+0x20>

	  } else {
		  printf("Fail");
 8000860:	4802      	ldr	r0, [pc, #8]	; (800086c <main+0x38>)
 8000862:	f003 ff81 	bl	8004768 <iprintf>
	  if(!TinyBMS_ReadDeviceTemperatures(&huart2)) {
 8000866:	e7f5      	b.n	8000854 <main+0x20>
 8000868:	20000520 	.word	0x20000520
 800086c:	08005848 	.word	0x08005848

08000870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b0b4      	sub	sp, #208	; 0xd0
 8000874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000876:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800087a:	2230      	movs	r2, #48	; 0x30
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f003 ff6a 	bl	8004758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000884:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000894:	f107 0308 	add.w	r3, r7, #8
 8000898:	2284      	movs	r2, #132	; 0x84
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f003 ff5b 	bl	8004758 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008a2:	f001 faed 	bl	8001e80 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b38      	ldr	r3, [pc, #224]	; (8000988 <SystemClock_Config+0x118>)
 80008a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008aa:	4a37      	ldr	r2, [pc, #220]	; (8000988 <SystemClock_Config+0x118>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b0:	6413      	str	r3, [r2, #64]	; 0x40
 80008b2:	4b35      	ldr	r3, [pc, #212]	; (8000988 <SystemClock_Config+0x118>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008be:	4b33      	ldr	r3, [pc, #204]	; (800098c <SystemClock_Config+0x11c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008c6:	4a31      	ldr	r2, [pc, #196]	; (800098c <SystemClock_Config+0x11c>)
 80008c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008cc:	6013      	str	r3, [r2, #0]
 80008ce:	4b2f      	ldr	r3, [pc, #188]	; (800098c <SystemClock_Config+0x11c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008da:	2301      	movs	r3, #1
 80008dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008e0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e8:	2302      	movs	r3, #2
 80008ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008f6:	2304      	movs	r3, #4
 80008f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80008fc:	2348      	movs	r3, #72	; 0x48
 80008fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000902:	2302      	movs	r3, #2
 8000904:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000908:	2303      	movs	r3, #3
 800090a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000912:	4618      	mov	r0, r3
 8000914:	f001 fac4 	bl	8001ea0 <HAL_RCC_OscConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800091e:	f000 f9e1 	bl	8000ce4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000922:	230f      	movs	r3, #15
 8000924:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000928:	2302      	movs	r3, #2
 800092a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000938:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093c:	2300      	movs	r3, #0
 800093e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000942:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000946:	2102      	movs	r1, #2
 8000948:	4618      	mov	r0, r3
 800094a:	f001 fd4d 	bl	80023e8 <HAL_RCC_ClockConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000954:	f000 f9c6 	bl	8000ce4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8000958:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <SystemClock_Config+0x120>)
 800095a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800095c:	2300      	movs	r3, #0
 800095e:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000960:	2300      	movs	r3, #0
 8000962:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000964:	2300      	movs	r3, #0
 8000966:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	4618      	mov	r0, r3
 8000970:	f001 ff3c 	bl	80027ec <HAL_RCCEx_PeriphCLKConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0x10e>
  {
    Error_Handler();
 800097a:	f000 f9b3 	bl	8000ce4 <Error_Handler>
  }
}
 800097e:	bf00      	nop
 8000980:	37d0      	adds	r7, #208	; 0xd0
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800
 800098c:	40007000 	.word	0x40007000
 8000990:	00200180 	.word	0x00200180

08000994 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <MX_CAN1_Init+0x60>)
 800099a:	4a17      	ldr	r2, [pc, #92]	; (80009f8 <MX_CAN1_Init+0x64>)
 800099c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009a0:	2210      	movs	r2, #16
 80009a2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80009aa:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009be:	2200      	movs	r2, #0
 80009c0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009dc:	2200      	movs	r2, #0
 80009de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	; (80009f4 <MX_CAN1_Init+0x60>)
 80009e2:	f000 fc9f 	bl	8001324 <HAL_CAN_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80009ec:	f000 f97a 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	200005a4 	.word	0x200005a4
 80009f8:	40006400 	.word	0x40006400

080009fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 1 */

  //Verified with UART configuration stated on TinyBMS_Communication_Protocols.pdf page 4
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a02:	4a15      	ldr	r2, [pc, #84]	; (8000a58 <MX_USART2_UART_Init+0x5c>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a3e:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_USART2_UART_Init+0x58>)
 8000a40:	f002 fac4 	bl	8002fcc <HAL_UART_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a4a:	f000 f94b 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000520 	.word	0x20000520
 8000a58:	40004400 	.word	0x40004400

08000a5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 1 */

  //Verified with UART configuration stated on TinyBMS_Communication_Protocols.pdf page 4
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a62:	4a15      	ldr	r2, [pc, #84]	; (8000ab8 <MX_USART3_UART_Init+0x5c>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a66:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <MX_USART3_UART_Init+0x58>)
 8000aa0:	f002 fa94 	bl	8002fcc <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000aaa:	f000 f91b 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000098 	.word	0x20000098
 8000ab8:	40004800 	.word	0x40004800

08000abc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ac0:	4b14      	ldr	r3, [pc, #80]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ac6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aca:	2206      	movs	r2, #6
 8000acc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ace:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000adc:	2202      	movs	r2, #2
 8000ade:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000afe:	4805      	ldr	r0, [pc, #20]	; (8000b14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b00:	f001 f875 	bl	8001bee <HAL_PCD_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b0a:	f000 f8eb 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	2000011c 	.word	0x2000011c

08000b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08c      	sub	sp, #48	; 0x30
 8000b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	f107 031c 	add.w	r3, r7, #28
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b67      	ldr	r3, [pc, #412]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a66      	ldr	r2, [pc, #408]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b64      	ldr	r3, [pc, #400]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	61bb      	str	r3, [r7, #24]
 8000b44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b46:	4b61      	ldr	r3, [pc, #388]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a60      	ldr	r2, [pc, #384]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b5e      	ldr	r3, [pc, #376]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b5a:	617b      	str	r3, [r7, #20]
 8000b5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b5b      	ldr	r3, [pc, #364]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	4a5a      	ldr	r2, [pc, #360]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6a:	4b58      	ldr	r3, [pc, #352]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b55      	ldr	r3, [pc, #340]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a54      	ldr	r2, [pc, #336]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b52      	ldr	r3, [pc, #328]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8e:	4b4f      	ldr	r3, [pc, #316]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a4e      	ldr	r2, [pc, #312]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b94:	f043 0308 	orr.w	r3, r3, #8
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b4c      	ldr	r3, [pc, #304]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ba6:	4b49      	ldr	r3, [pc, #292]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a48      	ldr	r2, [pc, #288]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b46      	ldr	r3, [pc, #280]	; (8000ccc <MX_GPIO_Init+0x1b4>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bba:	607b      	str	r3, [r7, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000bc4:	4842      	ldr	r0, [pc, #264]	; (8000cd0 <MX_GPIO_Init+0x1b8>)
 8000bc6:	f000 fff9 	bl	8001bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2140      	movs	r1, #64	; 0x40
 8000bce:	4841      	ldr	r0, [pc, #260]	; (8000cd4 <MX_GPIO_Init+0x1bc>)
 8000bd0:	f000 fff4 	bl	8001bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000bd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bda:	4b3f      	ldr	r3, [pc, #252]	; (8000cd8 <MX_GPIO_Init+0x1c0>)
 8000bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f107 031c 	add.w	r3, r7, #28
 8000be6:	4619      	mov	r1, r3
 8000be8:	483c      	ldr	r0, [pc, #240]	; (8000cdc <MX_GPIO_Init+0x1c4>)
 8000bea:	f000 fe3b 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bee:	2332      	movs	r3, #50	; 0x32
 8000bf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bfe:	230b      	movs	r3, #11
 8000c00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	4619      	mov	r1, r3
 8000c08:	4834      	ldr	r0, [pc, #208]	; (8000cdc <MX_GPIO_Init+0x1c4>)
 8000c0a:	f000 fe2b 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000c0e:	2386      	movs	r3, #134	; 0x86
 8000c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c1e:	230b      	movs	r3, #11
 8000c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	4619      	mov	r1, r3
 8000c28:	482d      	ldr	r0, [pc, #180]	; (8000ce0 <MX_GPIO_Init+0x1c8>)
 8000c2a:	f000 fe1b 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000c2e:	f244 0381 	movw	r3, #16513	; 0x4081
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c34:	2301      	movs	r3, #1
 8000c36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c40:	f107 031c 	add.w	r3, r7, #28
 8000c44:	4619      	mov	r1, r3
 8000c46:	4822      	ldr	r0, [pc, #136]	; (8000cd0 <MX_GPIO_Init+0x1b8>)
 8000c48:	f000 fe0c 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	2302      	movs	r3, #2
 8000c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c5e:	230b      	movs	r3, #11
 8000c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c62:	f107 031c 	add.w	r3, r7, #28
 8000c66:	4619      	mov	r1, r3
 8000c68:	4819      	ldr	r0, [pc, #100]	; (8000cd0 <MX_GPIO_Init+0x1b8>)
 8000c6a:	f000 fdfb 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c6e:	2340      	movs	r3, #64	; 0x40
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	2301      	movs	r3, #1
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	4813      	ldr	r0, [pc, #76]	; (8000cd4 <MX_GPIO_Init+0x1bc>)
 8000c86:	f000 fded 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c8a:	2380      	movs	r3, #128	; 0x80
 8000c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 031c 	add.w	r3, r7, #28
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	480d      	ldr	r0, [pc, #52]	; (8000cd4 <MX_GPIO_Init+0x1bc>)
 8000c9e:	f000 fde1 	bl	8001864 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ca2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb4:	230b      	movs	r3, #11
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_GPIO_Init+0x1bc>)
 8000cc0:	f000 fdd0 	bl	8001864 <HAL_GPIO_Init>

}
 8000cc4:	bf00      	nop
 8000cc6:	3730      	adds	r7, #48	; 0x30
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40023800 	.word	0x40023800
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	40021800 	.word	0x40021800
 8000cd8:	10110000 	.word	0x10110000
 8000cdc:	40020800 	.word	0x40020800
 8000ce0:	40020000 	.word	0x40020000

08000ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce8:	b672      	cpsid	i
}
 8000cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cec:	e7fe      	b.n	8000cec <Error_Handler+0x8>
	...

08000cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <HAL_MspInit+0x44>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	4a0e      	ldr	r2, [pc, #56]	; (8000d34 <HAL_MspInit+0x44>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d00:	6413      	str	r3, [r2, #64]	; 0x40
 8000d02:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <HAL_MspInit+0x44>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0e:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <HAL_MspInit+0x44>)
 8000d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d12:	4a08      	ldr	r2, [pc, #32]	; (8000d34 <HAL_MspInit+0x44>)
 8000d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d18:	6453      	str	r3, [r2, #68]	; 0x44
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <HAL_MspInit+0x44>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800

08000d38 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	; 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a17      	ldr	r2, [pc, #92]	; (8000db4 <HAL_CAN_MspInit+0x7c>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d127      	bne.n	8000daa <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d5a:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	4a16      	ldr	r2, [pc, #88]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d64:	6413      	str	r3, [r2, #64]	; 0x40
 8000d66:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d72:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	4a10      	ldr	r2, [pc, #64]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_CAN_MspInit+0x80>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f003 0308 	and.w	r3, r3, #8
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d96:	2303      	movs	r3, #3
 8000d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d9a:	2309      	movs	r3, #9
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <HAL_CAN_MspInit+0x84>)
 8000da6:	f000 fd5d 	bl	8001864 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000daa:	bf00      	nop
 8000dac:	3728      	adds	r7, #40	; 0x28
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40006400 	.word	0x40006400
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	40020c00 	.word	0x40020c00

08000dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08c      	sub	sp, #48	; 0x30
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 031c 	add.w	r3, r7, #28
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a40      	ldr	r2, [pc, #256]	; (8000ee0 <HAL_UART_MspInit+0x120>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d14c      	bne.n	8000e7c <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000de2:	4b40      	ldr	r3, [pc, #256]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	4a3f      	ldr	r2, [pc, #252]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000de8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dec:	6413      	str	r3, [r2, #64]	; 0x40
 8000dee:	4b3d      	ldr	r3, [pc, #244]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df6:	61bb      	str	r3, [r7, #24]
 8000df8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b3a      	ldr	r3, [pc, #232]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a39      	ldr	r2, [pc, #228]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e12:	4b34      	ldr	r3, [pc, #208]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	4a33      	ldr	r2, [pc, #204]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e18:	f043 0308 	orr.w	r3, r3, #8
 8000e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1e:	4b31      	ldr	r3, [pc, #196]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	f003 0308 	and.w	r3, r3, #8
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e2a:	2308      	movs	r3, #8
 8000e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e3a:	2307      	movs	r3, #7
 8000e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	4619      	mov	r1, r3
 8000e44:	4828      	ldr	r0, [pc, #160]	; (8000ee8 <HAL_UART_MspInit+0x128>)
 8000e46:	f000 fd0d 	bl	8001864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e5a:	2307      	movs	r3, #7
 8000e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e5e:	f107 031c 	add.w	r3, r7, #28
 8000e62:	4619      	mov	r1, r3
 8000e64:	4821      	ldr	r0, [pc, #132]	; (8000eec <HAL_UART_MspInit+0x12c>)
 8000e66:	f000 fcfd 	bl	8001864 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2026      	movs	r0, #38	; 0x26
 8000e70:	f000 fc2f 	bl	80016d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e74:	2026      	movs	r0, #38	; 0x26
 8000e76:	f000 fc48 	bl	800170a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e7a:	e02d      	b.n	8000ed8 <HAL_UART_MspInit+0x118>
  else if(huart->Instance==USART3)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a1b      	ldr	r2, [pc, #108]	; (8000ef0 <HAL_UART_MspInit+0x130>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d128      	bne.n	8000ed8 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e86:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	4a16      	ldr	r2, [pc, #88]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e90:	6413      	str	r3, [r2, #64]	; 0x40
 8000e92:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9e:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	4a10      	ldr	r2, [pc, #64]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000ea4:	f043 0308 	orr.w	r3, r3, #8
 8000ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <HAL_UART_MspInit+0x124>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	f003 0308 	and.w	r3, r3, #8
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000eb6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ec8:	2307      	movs	r3, #7
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4806      	ldr	r0, [pc, #24]	; (8000eec <HAL_UART_MspInit+0x12c>)
 8000ed4:	f000 fcc6 	bl	8001864 <HAL_GPIO_Init>
}
 8000ed8:	bf00      	nop
 8000eda:	3730      	adds	r7, #48	; 0x30
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40004400 	.word	0x40004400
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020c00 	.word	0x40020c00
 8000ef0:	40004800 	.word	0x40004800

08000ef4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	; 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f14:	d141      	bne.n	8000f9a <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	4b23      	ldr	r3, [pc, #140]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	4a22      	ldr	r2, [pc, #136]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6313      	str	r3, [r2, #48]	; 0x30
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f2e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f40:	230a      	movs	r3, #10
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4817      	ldr	r0, [pc, #92]	; (8000fa8 <HAL_PCD_MspInit+0xb4>)
 8000f4c:	f000 fc8a 	bl	8001864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	4810      	ldr	r0, [pc, #64]	; (8000fa8 <HAL_PCD_MspInit+0xb4>)
 8000f66:	f000 fc7d 	bl	8001864 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f6e:	4a0d      	ldr	r2, [pc, #52]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f74:	6353      	str	r3, [r2, #52]	; 0x34
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f86:	4a07      	ldr	r2, [pc, #28]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f8e:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <HAL_PCD_MspInit+0xb0>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f9a:	bf00      	nop
 8000f9c:	3728      	adds	r7, #40	; 0x28
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000

08000fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <NMI_Handler+0x4>

08000fb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb6:	e7fe      	b.n	8000fb6 <HardFault_Handler+0x4>

08000fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <MemManage_Handler+0x4>

08000fbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc2:	e7fe      	b.n	8000fc2 <BusFault_Handler+0x4>

08000fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc8:	e7fe      	b.n	8000fc8 <UsageFault_Handler+0x4>

08000fca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff8:	f000 f950 	bl	800129c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <USART2_IRQHandler+0x10>)
 8001006:	f002 f8c9 	bl	800319c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000520 	.word	0x20000520

08001014 <ITM_SendChar>:
#define ITM_TER         	*((volatile uint32_t*) 0xE0000E00 )
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TCR            	*((volatile uint32_t*) 0xE0000E80 )

void ITM_SendChar(uint8_t ch)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    /* Stimulus Port #N is enabled when bit STIMENA[N] is set*/
	ITM_TER |= ( 1 << 0);
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <ITM_SendChar+0x48>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a0e      	ldr	r2, [pc, #56]	; (800105c <ITM_SendChar+0x48>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6013      	str	r3, [r2, #0]

	/*Enable ITM. This is the master enable and must be set to allow
	writes to all ITM registers, including the control register. */
	ITM_TCR |= ( 1 << 0);
 800102a:	4b0d      	ldr	r3, [pc, #52]	; (8001060 <ITM_SendChar+0x4c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a0c      	ldr	r2, [pc, #48]	; (8001060 <ITM_SendChar+0x4c>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001036:	bf00      	nop
 8001038:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f8      	beq.n	8001038 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001046:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	6013      	str	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e0000e00 	.word	0xe0000e00
 8001060:	e0000e80 	.word	0xe0000e80

08001064 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	e00a      	b.n	800108c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001076:	f3af 8000 	nop.w
 800107a:	4601      	mov	r1, r0
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	1c5a      	adds	r2, r3, #1
 8001080:	60ba      	str	r2, [r7, #8]
 8001082:	b2ca      	uxtb	r2, r1
 8001084:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3301      	adds	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	429a      	cmp	r2, r3
 8001092:	dbf0      	blt.n	8001076 <_read+0x12>
	}

return len;
 8001094:	687b      	ldr	r3, [r7, #4]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	e009      	b.n	80010c4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	1c5a      	adds	r2, r3, #1
 80010b4:	60ba      	str	r2, [r7, #8]
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ffab 	bl	8001014 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3301      	adds	r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	dbf1      	blt.n	80010b0 <_write+0x12>
	}
	return len;
 80010cc:	687b      	ldr	r3, [r7, #4]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <_close>:

int _close(int file)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	return -1;
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b083      	sub	sp, #12
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010fe:	605a      	str	r2, [r3, #4]
	return 0;
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <_isatty>:

int _isatty(int file)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
	return 1;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
	return 0;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001148:	4a14      	ldr	r2, [pc, #80]	; (800119c <_sbrk+0x5c>)
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <_sbrk+0x60>)
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001154:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <_sbrk+0x64>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d102      	bne.n	8001162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800115c:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <_sbrk+0x64>)
 800115e:	4a12      	ldr	r2, [pc, #72]	; (80011a8 <_sbrk+0x68>)
 8001160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <_sbrk+0x64>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	429a      	cmp	r2, r3
 800116e:	d207      	bcs.n	8001180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001170:	f003 fac8 	bl	8004704 <__errno>
 8001174:	4603      	mov	r3, r0
 8001176:	220c      	movs	r2, #12
 8001178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
 800117e:	e009      	b.n	8001194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <_sbrk+0x64>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <_sbrk+0x64>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <_sbrk+0x64>)
 8001190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001192:	68fb      	ldr	r3, [r7, #12]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20050000 	.word	0x20050000
 80011a0:	00000400 	.word	0x00000400
 80011a4:	2000008c 	.word	0x2000008c
 80011a8:	200005e0 	.word	0x200005e0

080011ac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <SystemInit+0x20>)
 80011b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011b6:	4a05      	ldr	r2, [pc, #20]	; (80011cc <SystemInit+0x20>)
 80011b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001208 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011d4:	480d      	ldr	r0, [pc, #52]	; (800120c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011d6:	490e      	ldr	r1, [pc, #56]	; (8001210 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011d8:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0b      	ldr	r2, [pc, #44]	; (8001218 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011ec:	4c0b      	ldr	r4, [pc, #44]	; (800121c <LoopFillZerobss+0x26>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011fa:	f7ff ffd7 	bl	80011ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011fe:	f003 fa87 	bl	8004710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001202:	f7ff fb17 	bl	8000834 <main>
  bx  lr    
 8001206:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001208:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800120c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001210:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001214:	08005b10 	.word	0x08005b10
  ldr r2, =_sbss
 8001218:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800121c:	200005e0 	.word	0x200005e0

08001220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001220:	e7fe      	b.n	8001220 <ADC_IRQHandler>

08001222 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001226:	2003      	movs	r0, #3
 8001228:	f000 fa48 	bl	80016bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800122c:	2000      	movs	r0, #0
 800122e:	f000 f805 	bl	800123c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001232:	f7ff fd5d 	bl	8000cf0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	bd80      	pop	{r7, pc}

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x54>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <HAL_InitTick+0x58>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fa63 	bl	8001726 <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d80a      	bhi.n	8001286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f000 fa2b 	bl	80016d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127c:	4a06      	ldr	r2, [pc, #24]	; (8001298 <HAL_InitTick+0x5c>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000000 	.word	0x20000000
 8001294:	20000008 	.word	0x20000008
 8001298:	20000004 	.word	0x20000004

0800129c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_IncTick+0x20>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_IncTick+0x24>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <HAL_IncTick+0x24>)
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008
 80012c0:	200005cc 	.word	0x200005cc

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b03      	ldr	r3, [pc, #12]	; (80012d8 <HAL_GetTick+0x14>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	200005cc 	.word	0x200005cc

080012dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e4:	f7ff ffee 	bl	80012c4 <HAL_GetTick>
 80012e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f4:	d005      	beq.n	8001302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <HAL_Delay+0x44>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001302:	bf00      	nop
 8001304:	f7ff ffde 	bl	80012c4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f7      	bhi.n	8001304 <HAL_Delay+0x28>
  {
  }
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000008 	.word	0x20000008

08001324 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e0ed      	b.n	8001512 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3020 	ldrb.w	r3, [r3, #32]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d102      	bne.n	8001348 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff fcf8 	bl	8000d38 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 0202 	bic.w	r2, r2, #2
 8001356:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001358:	f7ff ffb4 	bl	80012c4 <HAL_GetTick>
 800135c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800135e:	e012      	b.n	8001386 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001360:	f7ff ffb0 	bl	80012c4 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b0a      	cmp	r3, #10
 800136c:	d90b      	bls.n	8001386 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2205      	movs	r2, #5
 800137e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e0c5      	b.n	8001512 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1e5      	bne.n	8001360 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f042 0201 	orr.w	r2, r2, #1
 80013a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013a4:	f7ff ff8e 	bl	80012c4 <HAL_GetTick>
 80013a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013aa:	e012      	b.n	80013d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013ac:	f7ff ff8a 	bl	80012c4 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b0a      	cmp	r3, #10
 80013b8:	d90b      	bls.n	80013d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2205      	movs	r2, #5
 80013ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e09f      	b.n	8001512 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0e5      	beq.n	80013ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7e1b      	ldrb	r3, [r3, #24]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d108      	bne.n	80013fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	e007      	b.n	800140a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001408:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	7e5b      	ldrb	r3, [r3, #25]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d108      	bne.n	8001424 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	e007      	b.n	8001434 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001432:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7e9b      	ldrb	r3, [r3, #26]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d108      	bne.n	800144e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f042 0220 	orr.w	r2, r2, #32
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	e007      	b.n	800145e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f022 0220 	bic.w	r2, r2, #32
 800145c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	7edb      	ldrb	r3, [r3, #27]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d108      	bne.n	8001478 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f022 0210 	bic.w	r2, r2, #16
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	e007      	b.n	8001488 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0210 	orr.w	r2, r2, #16
 8001486:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7f1b      	ldrb	r3, [r3, #28]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d108      	bne.n	80014a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f042 0208 	orr.w	r2, r2, #8
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	e007      	b.n	80014b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f022 0208 	bic.w	r2, r2, #8
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	7f5b      	ldrb	r3, [r3, #29]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d108      	bne.n	80014cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f042 0204 	orr.w	r2, r2, #4
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	e007      	b.n	80014dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f022 0204 	bic.w	r2, r2, #4
 80014da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	431a      	orrs	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	431a      	orrs	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	ea42 0103 	orr.w	r1, r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	1e5a      	subs	r2, r3, #1
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2201      	movs	r2, #1
 800150c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <__NVIC_SetPriorityGrouping+0x40>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001538:	4013      	ands	r3, r2
 800153a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <__NVIC_SetPriorityGrouping+0x44>)
 8001546:	4313      	orrs	r3, r2
 8001548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800154a:	4a04      	ldr	r2, [pc, #16]	; (800155c <__NVIC_SetPriorityGrouping+0x40>)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	60d3      	str	r3, [r2, #12]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	e000ed00 	.word	0xe000ed00
 8001560:	05fa0000 	.word	0x05fa0000

08001564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001568:	4b04      	ldr	r3, [pc, #16]	; (800157c <__NVIC_GetPriorityGrouping+0x18>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	f003 0307 	and.w	r3, r3, #7
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	db0b      	blt.n	80015aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	f003 021f 	and.w	r2, r3, #31
 8001598:	4907      	ldr	r1, [pc, #28]	; (80015b8 <__NVIC_EnableIRQ+0x38>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	095b      	lsrs	r3, r3, #5
 80015a0:	2001      	movs	r0, #1
 80015a2:	fa00 f202 	lsl.w	r2, r0, r2
 80015a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000e100 	.word	0xe000e100

080015bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	db0a      	blt.n	80015e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	490c      	ldr	r1, [pc, #48]	; (8001608 <__NVIC_SetPriority+0x4c>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	440b      	add	r3, r1
 80015e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e4:	e00a      	b.n	80015fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4908      	ldr	r1, [pc, #32]	; (800160c <__NVIC_SetPriority+0x50>)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	3b04      	subs	r3, #4
 80015f4:	0112      	lsls	r2, r2, #4
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	440b      	add	r3, r1
 80015fa:	761a      	strb	r2, [r3, #24]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001610:	b480      	push	{r7}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f1c3 0307 	rsb	r3, r3, #7
 800162a:	2b04      	cmp	r3, #4
 800162c:	bf28      	it	cs
 800162e:	2304      	movcs	r3, #4
 8001630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3304      	adds	r3, #4
 8001636:	2b06      	cmp	r3, #6
 8001638:	d902      	bls.n	8001640 <NVIC_EncodePriority+0x30>
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	3b03      	subs	r3, #3
 800163e:	e000      	b.n	8001642 <NVIC_EncodePriority+0x32>
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	f04f 32ff 	mov.w	r2, #4294967295
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43da      	mvns	r2, r3
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	401a      	ands	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001658:	f04f 31ff 	mov.w	r1, #4294967295
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	43d9      	mvns	r1, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	4313      	orrs	r3, r2
         );
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	; 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3b01      	subs	r3, #1
 8001684:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001688:	d301      	bcc.n	800168e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800168a:	2301      	movs	r3, #1
 800168c:	e00f      	b.n	80016ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <SysTick_Config+0x40>)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001696:	210f      	movs	r1, #15
 8001698:	f04f 30ff 	mov.w	r0, #4294967295
 800169c:	f7ff ff8e 	bl	80015bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <SysTick_Config+0x40>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a6:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <SysTick_Config+0x40>)
 80016a8:	2207      	movs	r2, #7
 80016aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	e000e010 	.word	0xe000e010

080016bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff ff29 	bl	800151c <__NVIC_SetPriorityGrouping>
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
 80016de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e4:	f7ff ff3e 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	6978      	ldr	r0, [r7, #20]
 80016f0:	f7ff ff8e 	bl	8001610 <NVIC_EncodePriority>
 80016f4:	4602      	mov	r2, r0
 80016f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff5d 	bl	80015bc <__NVIC_SetPriority>
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	4603      	mov	r3, r0
 8001712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ff31 	bl	8001580 <__NVIC_EnableIRQ>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff ffa2 	bl	8001678 <SysTick_Config>
 8001734:	4603      	mov	r3, r0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800174c:	f7ff fdba 	bl	80012c4 <HAL_GetTick>
 8001750:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d008      	beq.n	8001770 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e052      	b.n	8001816 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0216 	bic.w	r2, r2, #22
 800177e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	695a      	ldr	r2, [r3, #20]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800178e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	2b00      	cmp	r3, #0
 8001796:	d103      	bne.n	80017a0 <HAL_DMA_Abort+0x62>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800179c:	2b00      	cmp	r3, #0
 800179e:	d007      	beq.n	80017b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f022 0208 	bic.w	r2, r2, #8
 80017ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 0201 	bic.w	r2, r2, #1
 80017be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017c0:	e013      	b.n	80017ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017c2:	f7ff fd7f 	bl	80012c4 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d90c      	bls.n	80017ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2220      	movs	r2, #32
 80017d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2203      	movs	r2, #3
 80017e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e015      	b.n	8001816 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1e4      	bne.n	80017c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017fc:	223f      	movs	r2, #63	; 0x3f
 80017fe:	409a      	lsls	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2201      	movs	r2, #1
 8001810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d004      	beq.n	800183c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2280      	movs	r2, #128	; 0x80
 8001836:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e00c      	b.n	8001856 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2205      	movs	r2, #5
 8001840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0201 	bic.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800187a:	2300      	movs	r3, #0
 800187c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	e175      	b.n	8001b70 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001884:	2201      	movs	r2, #1
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4013      	ands	r3, r2
 8001896:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	429a      	cmp	r2, r3
 800189e:	f040 8164 	bne.w	8001b6a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d00b      	beq.n	80018c2 <HAL_GPIO_Init+0x5e>
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d007      	beq.n	80018c2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018b6:	2b11      	cmp	r3, #17
 80018b8:	d003      	beq.n	80018c2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b12      	cmp	r3, #18
 80018c0:	d130      	bne.n	8001924 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	2203      	movs	r2, #3
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f8:	2201      	movs	r2, #1
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	091b      	lsrs	r3, r3, #4
 800190e:	f003 0201 	and.w	r2, r3, #1
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	2203      	movs	r2, #3
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x100>
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b12      	cmp	r3, #18
 8001962:	d123      	bne.n	80019ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	08da      	lsrs	r2, r3, #3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3208      	adds	r2, #8
 800196c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	220f      	movs	r2, #15
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4013      	ands	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	08da      	lsrs	r2, r3, #3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3208      	adds	r2, #8
 80019a6:	69b9      	ldr	r1, [r7, #24]
 80019a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	2203      	movs	r2, #3
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4013      	ands	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 0203 	and.w	r2, r3, #3
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80be 	beq.w	8001b6a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ee:	4b66      	ldr	r3, [pc, #408]	; (8001b88 <HAL_GPIO_Init+0x324>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f2:	4a65      	ldr	r2, [pc, #404]	; (8001b88 <HAL_GPIO_Init+0x324>)
 80019f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f8:	6453      	str	r3, [r2, #68]	; 0x44
 80019fa:	4b63      	ldr	r3, [pc, #396]	; (8001b88 <HAL_GPIO_Init+0x324>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a06:	4a61      	ldr	r2, [pc, #388]	; (8001b8c <HAL_GPIO_Init+0x328>)
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4013      	ands	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a58      	ldr	r2, [pc, #352]	; (8001b90 <HAL_GPIO_Init+0x32c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d037      	beq.n	8001aa2 <HAL_GPIO_Init+0x23e>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a57      	ldr	r2, [pc, #348]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d031      	beq.n	8001a9e <HAL_GPIO_Init+0x23a>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a56      	ldr	r2, [pc, #344]	; (8001b98 <HAL_GPIO_Init+0x334>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d02b      	beq.n	8001a9a <HAL_GPIO_Init+0x236>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a55      	ldr	r2, [pc, #340]	; (8001b9c <HAL_GPIO_Init+0x338>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d025      	beq.n	8001a96 <HAL_GPIO_Init+0x232>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a54      	ldr	r2, [pc, #336]	; (8001ba0 <HAL_GPIO_Init+0x33c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d01f      	beq.n	8001a92 <HAL_GPIO_Init+0x22e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a53      	ldr	r2, [pc, #332]	; (8001ba4 <HAL_GPIO_Init+0x340>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d019      	beq.n	8001a8e <HAL_GPIO_Init+0x22a>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a52      	ldr	r2, [pc, #328]	; (8001ba8 <HAL_GPIO_Init+0x344>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d013      	beq.n	8001a8a <HAL_GPIO_Init+0x226>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a51      	ldr	r2, [pc, #324]	; (8001bac <HAL_GPIO_Init+0x348>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d00d      	beq.n	8001a86 <HAL_GPIO_Init+0x222>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a50      	ldr	r2, [pc, #320]	; (8001bb0 <HAL_GPIO_Init+0x34c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d007      	beq.n	8001a82 <HAL_GPIO_Init+0x21e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4f      	ldr	r2, [pc, #316]	; (8001bb4 <HAL_GPIO_Init+0x350>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d101      	bne.n	8001a7e <HAL_GPIO_Init+0x21a>
 8001a7a:	2309      	movs	r3, #9
 8001a7c:	e012      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a7e:	230a      	movs	r3, #10
 8001a80:	e010      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a82:	2308      	movs	r3, #8
 8001a84:	e00e      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a86:	2307      	movs	r3, #7
 8001a88:	e00c      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a8a:	2306      	movs	r3, #6
 8001a8c:	e00a      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a8e:	2305      	movs	r3, #5
 8001a90:	e008      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a92:	2304      	movs	r3, #4
 8001a94:	e006      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a96:	2303      	movs	r3, #3
 8001a98:	e004      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	e002      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <HAL_GPIO_Init+0x240>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	69fa      	ldr	r2, [r7, #28]
 8001aa6:	f002 0203 	and.w	r2, r2, #3
 8001aaa:	0092      	lsls	r2, r2, #2
 8001aac:	4093      	lsls	r3, r2
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ab4:	4935      	ldr	r1, [pc, #212]	; (8001b8c <HAL_GPIO_Init+0x328>)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	089b      	lsrs	r3, r3, #2
 8001aba:	3302      	adds	r3, #2
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ac2:	4b3d      	ldr	r3, [pc, #244]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ae6:	4a34      	ldr	r2, [pc, #208]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001aec:	4b32      	ldr	r3, [pc, #200]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4013      	ands	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b10:	4a29      	ldr	r2, [pc, #164]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b16:	4b28      	ldr	r3, [pc, #160]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b3a:	4a1f      	ldr	r2, [pc, #124]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b40:	4b1d      	ldr	r3, [pc, #116]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b64:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <HAL_GPIO_Init+0x354>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	61fb      	str	r3, [r7, #28]
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	2b0f      	cmp	r3, #15
 8001b74:	f67f ae86 	bls.w	8001884 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	3724      	adds	r7, #36	; 0x24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40013800 	.word	0x40013800
 8001b90:	40020000 	.word	0x40020000
 8001b94:	40020400 	.word	0x40020400
 8001b98:	40020800 	.word	0x40020800
 8001b9c:	40020c00 	.word	0x40020c00
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40021400 	.word	0x40021400
 8001ba8:	40021800 	.word	0x40021800
 8001bac:	40021c00 	.word	0x40021c00
 8001bb0:	40022000 	.word	0x40022000
 8001bb4:	40022400 	.word	0x40022400
 8001bb8:	40013c00 	.word	0x40013c00

08001bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	807b      	strh	r3, [r7, #2]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bcc:	787b      	ldrb	r3, [r7, #1]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bd2:	887a      	ldrh	r2, [r7, #2]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001bd8:	e003      	b.n	8001be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	041a      	lsls	r2, r3, #16
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	619a      	str	r2, [r3, #24]
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001bee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf0:	b08f      	sub	sp, #60	; 0x3c
 8001bf2:	af0a      	add	r7, sp, #40	; 0x28
 8001bf4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e116      	b.n	8001e2e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d106      	bne.n	8001c20 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff f96a 	bl	8000ef4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2203      	movs	r2, #3
 8001c24:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d102      	bne.n	8001c3a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f002 fb00 	bl	8004244 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	603b      	str	r3, [r7, #0]
 8001c4a:	687e      	ldr	r6, [r7, #4]
 8001c4c:	466d      	mov	r5, sp
 8001c4e:	f106 0410 	add.w	r4, r6, #16
 8001c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c5e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c62:	1d33      	adds	r3, r6, #4
 8001c64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c66:	6838      	ldr	r0, [r7, #0]
 8001c68:	f002 fa94 	bl	8004194 <USB_CoreInit>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d005      	beq.n	8001c7e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2202      	movs	r2, #2
 8001c76:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0d7      	b.n	8001e2e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2100      	movs	r1, #0
 8001c84:	4618      	mov	r0, r3
 8001c86:	f002 faee 	bl	8004266 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	e04a      	b.n	8001d26 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	4613      	mov	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	1a9b      	subs	r3, r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	333d      	adds	r3, #61	; 0x3d
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ca4:	7bfa      	ldrb	r2, [r7, #15]
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	1a9b      	subs	r3, r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	333c      	adds	r3, #60	; 0x3c
 8001cb4:	7bfa      	ldrb	r2, [r7, #15]
 8001cb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001cb8:	7bfa      	ldrb	r2, [r7, #15]
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	b298      	uxth	r0, r3
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	1a9b      	subs	r3, r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	3342      	adds	r3, #66	; 0x42
 8001ccc:	4602      	mov	r2, r0
 8001cce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cd0:	7bfa      	ldrb	r2, [r7, #15]
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	1a9b      	subs	r3, r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	333f      	adds	r3, #63	; 0x3f
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	1a9b      	subs	r3, r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3344      	adds	r3, #68	; 0x44
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	3348      	adds	r3, #72	; 0x48
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d0c:	7bfa      	ldrb	r2, [r7, #15]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	3350      	adds	r3, #80	; 0x50
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	3301      	adds	r3, #1
 8001d24:	73fb      	strb	r3, [r7, #15]
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d3af      	bcc.n	8001c90 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d30:	2300      	movs	r3, #0
 8001d32:	73fb      	strb	r3, [r7, #15]
 8001d34:	e044      	b.n	8001dc0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d36:	7bfa      	ldrb	r2, [r7, #15]
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	1a9b      	subs	r3, r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001d48:	2200      	movs	r2, #0
 8001d4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d4c:	7bfa      	ldrb	r2, [r7, #15]
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	4613      	mov	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	1a9b      	subs	r3, r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001d5e:	7bfa      	ldrb	r2, [r7, #15]
 8001d60:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d62:	7bfa      	ldrb	r2, [r7, #15]
 8001d64:	6879      	ldr	r1, [r7, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	1a9b      	subs	r3, r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d78:	7bfa      	ldrb	r2, [r7, #15]
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	1a9b      	subs	r3, r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d8e:	7bfa      	ldrb	r2, [r7, #15]
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	1a9b      	subs	r3, r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	1a9b      	subs	r3, r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	7bfa      	ldrb	r2, [r7, #15]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d3b5      	bcc.n	8001d36 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	687e      	ldr	r6, [r7, #4]
 8001dd2:	466d      	mov	r5, sp
 8001dd4:	f106 0410 	add.w	r4, r6, #16
 8001dd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ddc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001de0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001de4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001de8:	1d33      	adds	r3, r6, #4
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	6838      	ldr	r0, [r7, #0]
 8001dee:	f002 fa65 	bl	80042bc <USB_DevInit>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e014      	b.n	8001e2e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d102      	bne.n	8001e22 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f80b 	bl	8001e38 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f002 fc17 	bl	800465a <USB_DevDisconnect>

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001e38 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e66:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_PCDEx_ActivateLPM+0x44>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3714      	adds	r7, #20
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	10000003 	.word	0x10000003

08001e80 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e8e:	6013      	str	r3, [r2, #0]
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40007000 	.word	0x40007000

08001ea0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e291      	b.n	80023da <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 8087 	beq.w	8001fd2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ec4:	4b96      	ldr	r3, [pc, #600]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 030c 	and.w	r3, r3, #12
 8001ecc:	2b04      	cmp	r3, #4
 8001ece:	d00c      	beq.n	8001eea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ed0:	4b93      	ldr	r3, [pc, #588]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d112      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62>
 8001edc:	4b90      	ldr	r3, [pc, #576]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ee8:	d10b      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eea:	4b8d      	ldr	r3, [pc, #564]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d06c      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x130>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d168      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e26b      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f0a:	d106      	bne.n	8001f1a <HAL_RCC_OscConfig+0x7a>
 8001f0c:	4b84      	ldr	r3, [pc, #528]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a83      	ldr	r2, [pc, #524]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	e02e      	b.n	8001f78 <HAL_RCC_OscConfig+0xd8>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10c      	bne.n	8001f3c <HAL_RCC_OscConfig+0x9c>
 8001f22:	4b7f      	ldr	r3, [pc, #508]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a7e      	ldr	r2, [pc, #504]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	4b7c      	ldr	r3, [pc, #496]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a7b      	ldr	r2, [pc, #492]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	e01d      	b.n	8001f78 <HAL_RCC_OscConfig+0xd8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f44:	d10c      	bne.n	8001f60 <HAL_RCC_OscConfig+0xc0>
 8001f46:	4b76      	ldr	r3, [pc, #472]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a75      	ldr	r2, [pc, #468]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	4b73      	ldr	r3, [pc, #460]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a72      	ldr	r2, [pc, #456]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	e00b      	b.n	8001f78 <HAL_RCC_OscConfig+0xd8>
 8001f60:	4b6f      	ldr	r3, [pc, #444]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a6e      	ldr	r2, [pc, #440]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	4b6c      	ldr	r3, [pc, #432]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a6b      	ldr	r2, [pc, #428]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d013      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7ff f9a0 	bl	80012c4 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f88:	f7ff f99c 	bl	80012c4 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b64      	cmp	r3, #100	; 0x64
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e21f      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9a:	4b61      	ldr	r3, [pc, #388]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0f0      	beq.n	8001f88 <HAL_RCC_OscConfig+0xe8>
 8001fa6:	e014      	b.n	8001fd2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa8:	f7ff f98c 	bl	80012c4 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb0:	f7ff f988 	bl	80012c4 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b64      	cmp	r3, #100	; 0x64
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e20b      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc2:	4b57      	ldr	r3, [pc, #348]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x110>
 8001fce:	e000      	b.n	8001fd2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d069      	beq.n	80020b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fde:	4b50      	ldr	r3, [pc, #320]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00b      	beq.n	8002002 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fea:	4b4d      	ldr	r3, [pc, #308]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	2b08      	cmp	r3, #8
 8001ff4:	d11c      	bne.n	8002030 <HAL_RCC_OscConfig+0x190>
 8001ff6:	4b4a      	ldr	r3, [pc, #296]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d116      	bne.n	8002030 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002002:	4b47      	ldr	r3, [pc, #284]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d005      	beq.n	800201a <HAL_RCC_OscConfig+0x17a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d001      	beq.n	800201a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e1df      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800201a:	4b41      	ldr	r3, [pc, #260]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	493d      	ldr	r1, [pc, #244]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800202e:	e040      	b.n	80020b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d023      	beq.n	8002080 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002038:	4b39      	ldr	r3, [pc, #228]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a38      	ldr	r2, [pc, #224]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002044:	f7ff f93e 	bl	80012c4 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800204c:	f7ff f93a 	bl	80012c4 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e1bd      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205e:	4b30      	ldr	r3, [pc, #192]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206a:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	4929      	ldr	r1, [pc, #164]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]
 800207e:	e018      	b.n	80020b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a26      	ldr	r2, [pc, #152]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8002086:	f023 0301 	bic.w	r3, r3, #1
 800208a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208c:	f7ff f91a 	bl	80012c4 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002094:	f7ff f916 	bl	80012c4 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e199      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d038      	beq.n	8002130 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d019      	beq.n	80020fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 80020c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020ca:	4a15      	ldr	r2, [pc, #84]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d2:	f7ff f8f7 	bl	80012c4 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff f8f3 	bl	80012c4 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e176      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 80020ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0f0      	beq.n	80020da <HAL_RCC_OscConfig+0x23a>
 80020f8:	e01a      	b.n	8002130 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 80020fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020fe:	4a08      	ldr	r2, [pc, #32]	; (8002120 <HAL_RCC_OscConfig+0x280>)
 8002100:	f023 0301 	bic.w	r3, r3, #1
 8002104:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002106:	f7ff f8dd 	bl	80012c4 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210c:	e00a      	b.n	8002124 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800210e:	f7ff f8d9 	bl	80012c4 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d903      	bls.n	8002124 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e15c      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
 8002120:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002124:	4b91      	ldr	r3, [pc, #580]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1ee      	bne.n	800210e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80a4 	beq.w	8002286 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800213e:	4b8b      	ldr	r3, [pc, #556]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10d      	bne.n	8002166 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800214a:	4b88      	ldr	r3, [pc, #544]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	4a87      	ldr	r2, [pc, #540]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002154:	6413      	str	r3, [r2, #64]	; 0x40
 8002156:	4b85      	ldr	r3, [pc, #532]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002162:	2301      	movs	r3, #1
 8002164:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002166:	4b82      	ldr	r3, [pc, #520]	; (8002370 <HAL_RCC_OscConfig+0x4d0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d118      	bne.n	80021a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002172:	4b7f      	ldr	r3, [pc, #508]	; (8002370 <HAL_RCC_OscConfig+0x4d0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a7e      	ldr	r2, [pc, #504]	; (8002370 <HAL_RCC_OscConfig+0x4d0>)
 8002178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800217e:	f7ff f8a1 	bl	80012c4 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002186:	f7ff f89d 	bl	80012c4 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b64      	cmp	r3, #100	; 0x64
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e120      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002198:	4b75      	ldr	r3, [pc, #468]	; (8002370 <HAL_RCC_OscConfig+0x4d0>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d106      	bne.n	80021ba <HAL_RCC_OscConfig+0x31a>
 80021ac:	4b6f      	ldr	r3, [pc, #444]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b0:	4a6e      	ldr	r2, [pc, #440]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	6713      	str	r3, [r2, #112]	; 0x70
 80021b8:	e02d      	b.n	8002216 <HAL_RCC_OscConfig+0x376>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10c      	bne.n	80021dc <HAL_RCC_OscConfig+0x33c>
 80021c2:	4b6a      	ldr	r3, [pc, #424]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c6:	4a69      	ldr	r2, [pc, #420]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021c8:	f023 0301 	bic.w	r3, r3, #1
 80021cc:	6713      	str	r3, [r2, #112]	; 0x70
 80021ce:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d2:	4a66      	ldr	r2, [pc, #408]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	6713      	str	r3, [r2, #112]	; 0x70
 80021da:	e01c      	b.n	8002216 <HAL_RCC_OscConfig+0x376>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d10c      	bne.n	80021fe <HAL_RCC_OscConfig+0x35e>
 80021e4:	4b61      	ldr	r3, [pc, #388]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e8:	4a60      	ldr	r2, [pc, #384]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021ea:	f043 0304 	orr.w	r3, r3, #4
 80021ee:	6713      	str	r3, [r2, #112]	; 0x70
 80021f0:	4b5e      	ldr	r3, [pc, #376]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f4:	4a5d      	ldr	r2, [pc, #372]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6713      	str	r3, [r2, #112]	; 0x70
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0x376>
 80021fe:	4b5b      	ldr	r3, [pc, #364]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	4a5a      	ldr	r2, [pc, #360]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6713      	str	r3, [r2, #112]	; 0x70
 800220a:	4b58      	ldr	r3, [pc, #352]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800220c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220e:	4a57      	ldr	r2, [pc, #348]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002210:	f023 0304 	bic.w	r3, r3, #4
 8002214:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d015      	beq.n	800224a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221e:	f7ff f851 	bl	80012c4 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002224:	e00a      	b.n	800223c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002226:	f7ff f84d 	bl	80012c4 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	f241 3288 	movw	r2, #5000	; 0x1388
 8002234:	4293      	cmp	r3, r2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e0ce      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223c:	4b4b      	ldr	r3, [pc, #300]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800223e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0ee      	beq.n	8002226 <HAL_RCC_OscConfig+0x386>
 8002248:	e014      	b.n	8002274 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224a:	f7ff f83b 	bl	80012c4 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002250:	e00a      	b.n	8002268 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002252:	f7ff f837 	bl	80012c4 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002260:	4293      	cmp	r3, r2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e0b8      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002268:	4b40      	ldr	r3, [pc, #256]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800226a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1ee      	bne.n	8002252 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002274:	7dfb      	ldrb	r3, [r7, #23]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d105      	bne.n	8002286 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800227a:	4b3c      	ldr	r3, [pc, #240]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	4a3b      	ldr	r2, [pc, #236]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002284:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 80a4 	beq.w	80023d8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002290:	4b36      	ldr	r3, [pc, #216]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 030c 	and.w	r3, r3, #12
 8002298:	2b08      	cmp	r3, #8
 800229a:	d06b      	beq.n	8002374 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d149      	bne.n	8002338 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a4:	4b31      	ldr	r3, [pc, #196]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a30      	ldr	r2, [pc, #192]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80022aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7ff f808 	bl	80012c4 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b8:	f7ff f804 	bl	80012c4 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e087      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ca:	4b28      	ldr	r3, [pc, #160]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69da      	ldr	r2, [r3, #28]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	019b      	lsls	r3, r3, #6
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ec:	085b      	lsrs	r3, r3, #1
 80022ee:	3b01      	subs	r3, #1
 80022f0:	041b      	lsls	r3, r3, #16
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f8:	061b      	lsls	r3, r3, #24
 80022fa:	4313      	orrs	r3, r2
 80022fc:	4a1b      	ldr	r2, [pc, #108]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 80022fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002302:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002304:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a18      	ldr	r2, [pc, #96]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800230a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800230e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7fe ffd8 	bl	80012c4 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002318:	f7fe ffd4 	bl	80012c4 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e057      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x478>
 8002336:	e04f      	b.n	80023d8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0b      	ldr	r2, [pc, #44]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 800233e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7fe ffbe 	bl	80012c4 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234c:	f7fe ffba 	bl	80012c4 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e03d      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800235e:	4b03      	ldr	r3, [pc, #12]	; (800236c <HAL_RCC_OscConfig+0x4cc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x4ac>
 800236a:	e035      	b.n	80023d8 <HAL_RCC_OscConfig+0x538>
 800236c:	40023800 	.word	0x40023800
 8002370:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002374:	4b1b      	ldr	r3, [pc, #108]	; (80023e4 <HAL_RCC_OscConfig+0x544>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d028      	beq.n	80023d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800238c:	429a      	cmp	r2, r3
 800238e:	d121      	bne.n	80023d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239a:	429a      	cmp	r2, r3
 800239c:	d11a      	bne.n	80023d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80023a4:	4013      	ands	r3, r2
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023aa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d111      	bne.n	80023d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ba:	085b      	lsrs	r3, r3, #1
 80023bc:	3b01      	subs	r3, #1
 80023be:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d107      	bne.n	80023d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023800 	.word	0x40023800

080023e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0d0      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002400:	4b6a      	ldr	r3, [pc, #424]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d910      	bls.n	8002430 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b67      	ldr	r3, [pc, #412]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f023 020f 	bic.w	r2, r3, #15
 8002416:	4965      	ldr	r1, [pc, #404]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241e:	4b63      	ldr	r3, [pc, #396]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	429a      	cmp	r2, r3
 800242a:	d001      	beq.n	8002430 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0b8      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d020      	beq.n	800247e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d005      	beq.n	8002454 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002448:	4b59      	ldr	r3, [pc, #356]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4a58      	ldr	r2, [pc, #352]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800244e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002452:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002460:	4b53      	ldr	r3, [pc, #332]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4a52      	ldr	r2, [pc, #328]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002466:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800246a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800246c:	4b50      	ldr	r3, [pc, #320]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	494d      	ldr	r1, [pc, #308]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800247a:	4313      	orrs	r3, r2
 800247c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d040      	beq.n	800250c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d107      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002492:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d115      	bne.n	80024ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e07f      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024aa:	4b41      	ldr	r3, [pc, #260]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e073      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ba:	4b3d      	ldr	r3, [pc, #244]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e06b      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ca:	4b39      	ldr	r3, [pc, #228]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f023 0203 	bic.w	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4936      	ldr	r1, [pc, #216]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024dc:	f7fe fef2 	bl	80012c4 <HAL_GetTick>
 80024e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e4:	f7fe feee 	bl	80012c4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e053      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fa:	4b2d      	ldr	r3, [pc, #180]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 020c 	and.w	r2, r3, #12
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	429a      	cmp	r2, r3
 800250a:	d1eb      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800250c:	4b27      	ldr	r3, [pc, #156]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d210      	bcs.n	800253c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b24      	ldr	r3, [pc, #144]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f023 020f 	bic.w	r2, r3, #15
 8002522:	4922      	ldr	r1, [pc, #136]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	4313      	orrs	r3, r2
 8002528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800252a:	4b20      	ldr	r3, [pc, #128]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e032      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002548:	4b19      	ldr	r3, [pc, #100]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	4916      	ldr	r1, [pc, #88]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002556:	4313      	orrs	r3, r2
 8002558:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d009      	beq.n	800257a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002566:	4b12      	ldr	r3, [pc, #72]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	490e      	ldr	r1, [pc, #56]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002576:	4313      	orrs	r3, r2
 8002578:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800257a:	f000 f821 	bl	80025c0 <HAL_RCC_GetSysClockFreq>
 800257e:	4602      	mov	r2, r0
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f003 030f 	and.w	r3, r3, #15
 800258a:	490a      	ldr	r1, [pc, #40]	; (80025b4 <HAL_RCC_ClockConfig+0x1cc>)
 800258c:	5ccb      	ldrb	r3, [r1, r3]
 800258e:	fa22 f303 	lsr.w	r3, r2, r3
 8002592:	4a09      	ldr	r2, [pc, #36]	; (80025b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002596:	4b09      	ldr	r3, [pc, #36]	; (80025bc <HAL_RCC_ClockConfig+0x1d4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7fe fe4e 	bl	800123c <HAL_InitTick>

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40023c00 	.word	0x40023c00
 80025b0:	40023800 	.word	0x40023800
 80025b4:	08005a50 	.word	0x08005a50
 80025b8:	20000000 	.word	0x20000000
 80025bc:	20000004 	.word	0x20000004

080025c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025c4:	b084      	sub	sp, #16
 80025c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	2300      	movs	r3, #0
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	2300      	movs	r3, #0
 80025d2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025d8:	4b67      	ldr	r3, [pc, #412]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d00d      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0x40>
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	f200 80bd 	bhi.w	8002764 <HAL_RCC_GetSysClockFreq+0x1a4>
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x34>
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d003      	beq.n	80025fa <HAL_RCC_GetSysClockFreq+0x3a>
 80025f2:	e0b7      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025f4:	4b61      	ldr	r3, [pc, #388]	; (800277c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80025f6:	60bb      	str	r3, [r7, #8]
      break;
 80025f8:	e0b7      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025fa:	4b61      	ldr	r3, [pc, #388]	; (8002780 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80025fc:	60bb      	str	r3, [r7, #8]
      break;
 80025fe:	e0b4      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002600:	4b5d      	ldr	r3, [pc, #372]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002608:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800260a:	4b5b      	ldr	r3, [pc, #364]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d04d      	beq.n	80026b2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002616:	4b58      	ldr	r3, [pc, #352]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	099b      	lsrs	r3, r3, #6
 800261c:	461a      	mov	r2, r3
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002626:	f04f 0100 	mov.w	r1, #0
 800262a:	ea02 0800 	and.w	r8, r2, r0
 800262e:	ea03 0901 	and.w	r9, r3, r1
 8002632:	4640      	mov	r0, r8
 8002634:	4649      	mov	r1, r9
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	014b      	lsls	r3, r1, #5
 8002640:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002644:	0142      	lsls	r2, r0, #5
 8002646:	4610      	mov	r0, r2
 8002648:	4619      	mov	r1, r3
 800264a:	ebb0 0008 	subs.w	r0, r0, r8
 800264e:	eb61 0109 	sbc.w	r1, r1, r9
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	018b      	lsls	r3, r1, #6
 800265c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002660:	0182      	lsls	r2, r0, #6
 8002662:	1a12      	subs	r2, r2, r0
 8002664:	eb63 0301 	sbc.w	r3, r3, r1
 8002668:	f04f 0000 	mov.w	r0, #0
 800266c:	f04f 0100 	mov.w	r1, #0
 8002670:	00d9      	lsls	r1, r3, #3
 8002672:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002676:	00d0      	lsls	r0, r2, #3
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	eb12 0208 	adds.w	r2, r2, r8
 8002680:	eb43 0309 	adc.w	r3, r3, r9
 8002684:	f04f 0000 	mov.w	r0, #0
 8002688:	f04f 0100 	mov.w	r1, #0
 800268c:	0259      	lsls	r1, r3, #9
 800268e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002692:	0250      	lsls	r0, r2, #9
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	461a      	mov	r2, r3
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	f7fd fe04 	bl	80002b0 <__aeabi_uldivmod>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4613      	mov	r3, r2
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	e04a      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b2:	4b31      	ldr	r3, [pc, #196]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	099b      	lsrs	r3, r3, #6
 80026b8:	461a      	mov	r2, r3
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026c2:	f04f 0100 	mov.w	r1, #0
 80026c6:	ea02 0400 	and.w	r4, r2, r0
 80026ca:	ea03 0501 	and.w	r5, r3, r1
 80026ce:	4620      	mov	r0, r4
 80026d0:	4629      	mov	r1, r5
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	014b      	lsls	r3, r1, #5
 80026dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80026e0:	0142      	lsls	r2, r0, #5
 80026e2:	4610      	mov	r0, r2
 80026e4:	4619      	mov	r1, r3
 80026e6:	1b00      	subs	r0, r0, r4
 80026e8:	eb61 0105 	sbc.w	r1, r1, r5
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	018b      	lsls	r3, r1, #6
 80026f6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80026fa:	0182      	lsls	r2, r0, #6
 80026fc:	1a12      	subs	r2, r2, r0
 80026fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002702:	f04f 0000 	mov.w	r0, #0
 8002706:	f04f 0100 	mov.w	r1, #0
 800270a:	00d9      	lsls	r1, r3, #3
 800270c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002710:	00d0      	lsls	r0, r2, #3
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	1912      	adds	r2, r2, r4
 8002718:	eb45 0303 	adc.w	r3, r5, r3
 800271c:	f04f 0000 	mov.w	r0, #0
 8002720:	f04f 0100 	mov.w	r1, #0
 8002724:	0299      	lsls	r1, r3, #10
 8002726:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800272a:	0290      	lsls	r0, r2, #10
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4610      	mov	r0, r2
 8002732:	4619      	mov	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	461a      	mov	r2, r3
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	f7fd fdb8 	bl	80002b0 <__aeabi_uldivmod>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4613      	mov	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	0c1b      	lsrs	r3, r3, #16
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	3301      	adds	r3, #1
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002760:	60bb      	str	r3, [r7, #8]
      break;
 8002762:	e002      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002766:	60bb      	str	r3, [r7, #8]
      break;
 8002768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800276a:	68bb      	ldr	r3, [r7, #8]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	00f42400 	.word	0x00f42400
 8002780:	007a1200 	.word	0x007a1200

08002784 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002788:	4b03      	ldr	r3, [pc, #12]	; (8002798 <HAL_RCC_GetHCLKFreq+0x14>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	20000000 	.word	0x20000000

0800279c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a0:	f7ff fff0 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027a4:	4602      	mov	r2, r0
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	0a9b      	lsrs	r3, r3, #10
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	4903      	ldr	r1, [pc, #12]	; (80027c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b2:	5ccb      	ldrb	r3, [r1, r3]
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40023800 	.word	0x40023800
 80027c0:	08005a60 	.word	0x08005a60

080027c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027c8:	f7ff ffdc 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027cc:	4602      	mov	r2, r0
 80027ce:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	0b5b      	lsrs	r3, r3, #13
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	4903      	ldr	r1, [pc, #12]	; (80027e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027da:	5ccb      	ldrb	r3, [r1, r3]
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40023800 	.word	0x40023800
 80027e8:	08005a60 	.word	0x08005a60

080027ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002804:	2300      	movs	r3, #0
 8002806:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d012      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002814:	4b69      	ldr	r3, [pc, #420]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	4a68      	ldr	r2, [pc, #416]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800281a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800281e:	6093      	str	r3, [r2, #8]
 8002820:	4b66      	ldr	r3, [pc, #408]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002828:	4964      	ldr	r1, [pc, #400]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800282a:	4313      	orrs	r3, r2
 800282c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002836:	2301      	movs	r3, #1
 8002838:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d017      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002846:	4b5d      	ldr	r3, [pc, #372]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002848:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800284c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002854:	4959      	ldr	r1, [pc, #356]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002856:	4313      	orrs	r3, r2
 8002858:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002860:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002864:	d101      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002866:	2301      	movs	r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002872:	2301      	movs	r3, #1
 8002874:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d017      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002882:	4b4e      	ldr	r3, [pc, #312]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002888:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	494a      	ldr	r1, [pc, #296]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028a0:	d101      	bne.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80028a2:	2301      	movs	r3, #1
 80028a4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80028ae:	2301      	movs	r3, #1
 80028b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80028be:	2301      	movs	r3, #1
 80028c0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 808b 	beq.w	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80028d0:	4b3a      	ldr	r3, [pc, #232]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	4a39      	ldr	r2, [pc, #228]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028da:	6413      	str	r3, [r2, #64]	; 0x40
 80028dc:	4b37      	ldr	r3, [pc, #220]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028e8:	4b35      	ldr	r3, [pc, #212]	; (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a34      	ldr	r2, [pc, #208]	; (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028f4:	f7fe fce6 	bl	80012c4 <HAL_GetTick>
 80028f8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fc:	f7fe fce2 	bl	80012c4 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	; 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e357      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800290e:	4b2c      	ldr	r3, [pc, #176]	; (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0f0      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800291a:	4b28      	ldr	r3, [pc, #160]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800291c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800291e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002922:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d035      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	429a      	cmp	r2, r3
 8002936:	d02e      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002938:	4b20      	ldr	r3, [pc, #128]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800293a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002940:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002942:	4b1e      	ldr	r3, [pc, #120]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002946:	4a1d      	ldr	r2, [pc, #116]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800294c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800294e:	4b1b      	ldr	r3, [pc, #108]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002952:	4a1a      	ldr	r2, [pc, #104]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002958:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800295a:	4a18      	ldr	r2, [pc, #96]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002960:	4b16      	ldr	r3, [pc, #88]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b01      	cmp	r3, #1
 800296a:	d114      	bne.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296c:	f7fe fcaa 	bl	80012c4 <HAL_GetTick>
 8002970:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002974:	f7fe fca6 	bl	80012c4 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002982:	4293      	cmp	r3, r2
 8002984:	d901      	bls.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e319      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800298a:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0ee      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800299e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029a2:	d111      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029b0:	4b04      	ldr	r3, [pc, #16]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80029b2:	400b      	ands	r3, r1
 80029b4:	4901      	ldr	r1, [pc, #4]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	608b      	str	r3, [r1, #8]
 80029ba:	e00b      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40007000 	.word	0x40007000
 80029c4:	0ffffcff 	.word	0x0ffffcff
 80029c8:	4bb1      	ldr	r3, [pc, #708]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	4ab0      	ldr	r2, [pc, #704]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029ce:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80029d2:	6093      	str	r3, [r2, #8]
 80029d4:	4bae      	ldr	r3, [pc, #696]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e0:	49ab      	ldr	r1, [pc, #684]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0310 	and.w	r3, r3, #16
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d010      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80029f2:	4ba7      	ldr	r3, [pc, #668]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029f8:	4aa5      	ldr	r2, [pc, #660]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80029fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029fe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002a02:	4ba3      	ldr	r3, [pc, #652]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a04:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0c:	49a0      	ldr	r1, [pc, #640]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a20:	4b9b      	ldr	r3, [pc, #620]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a2e:	4998      	ldr	r1, [pc, #608]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a42:	4b93      	ldr	r3, [pc, #588]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a50:	498f      	ldr	r1, [pc, #572]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a64:	4b8a      	ldr	r3, [pc, #552]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a72:	4987      	ldr	r1, [pc, #540]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00a      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a86:	4b82      	ldr	r3, [pc, #520]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a8c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a94:	497e      	ldr	r1, [pc, #504]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00a      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002aa8:	4b79      	ldr	r3, [pc, #484]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aae:	f023 0203 	bic.w	r2, r3, #3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	4976      	ldr	r1, [pc, #472]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002aca:	4b71      	ldr	r3, [pc, #452]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad0:	f023 020c 	bic.w	r2, r3, #12
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad8:	496d      	ldr	r1, [pc, #436]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00a      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002aec:	4b68      	ldr	r3, [pc, #416]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4965      	ldr	r1, [pc, #404]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b0e:	4b60      	ldr	r3, [pc, #384]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b14:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1c:	495c      	ldr	r1, [pc, #368]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b30:	4b57      	ldr	r3, [pc, #348]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b3e:	4954      	ldr	r1, [pc, #336]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00a      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002b52:	4b4f      	ldr	r3, [pc, #316]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b60:	494b      	ldr	r1, [pc, #300]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002b74:	4b46      	ldr	r3, [pc, #280]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b82:	4943      	ldr	r1, [pc, #268]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00a      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002b96:	4b3e      	ldr	r3, [pc, #248]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba4:	493a      	ldr	r1, [pc, #232]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002bb8:	4b35      	ldr	r3, [pc, #212]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bbe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bc6:	4932      	ldr	r1, [pc, #200]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d011      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002bda:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002be8:	4929      	ldr	r1, [pc, #164]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bf8:	d101      	bne.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00a      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c1a:	4b1d      	ldr	r3, [pc, #116]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c20:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c28:	4919      	ldr	r1, [pc, #100]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00b      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c3c:	4b14      	ldr	r3, [pc, #80]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c42:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c4c:	4910      	ldr	r1, [pc, #64]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d006      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 80d9 	beq.w	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c74:	f7fe fb26 	bl	80012c4 <HAL_GetTick>
 8002c78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c7a:	e00b      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c7c:	f7fe fb22 	bl	80012c4 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b64      	cmp	r3, #100	; 0x64
 8002c88:	d904      	bls.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e197      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c94:	4b6c      	ldr	r3, [pc, #432]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1ed      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d021      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d11d      	bne.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002cb4:	4b64      	ldr	r3, [pc, #400]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002cb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cba:	0c1b      	lsrs	r3, r3, #16
 8002cbc:	f003 0303 	and.w	r3, r3, #3
 8002cc0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002cc2:	4b61      	ldr	r3, [pc, #388]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002cc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cc8:	0e1b      	lsrs	r3, r3, #24
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	019a      	lsls	r2, r3, #6
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	041b      	lsls	r3, r3, #16
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	061b      	lsls	r3, r3, #24
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	071b      	lsls	r3, r3, #28
 8002ce8:	4957      	ldr	r1, [pc, #348]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d004      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d02e      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d1a:	d129      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d1c:	4b4a      	ldr	r3, [pc, #296]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d22:	0c1b      	lsrs	r3, r3, #16
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d2a:	4b47      	ldr	r3, [pc, #284]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d30:	0f1b      	lsrs	r3, r3, #28
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	019a      	lsls	r2, r3, #6
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	041b      	lsls	r3, r3, #16
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	061b      	lsls	r3, r3, #24
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	071b      	lsls	r3, r3, #28
 8002d50:	493d      	ldr	r1, [pc, #244]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002d58:	4b3b      	ldr	r3, [pc, #236]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d5e:	f023 021f 	bic.w	r2, r3, #31
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	3b01      	subs	r3, #1
 8002d68:	4937      	ldr	r1, [pc, #220]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01d      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d7c:	4b32      	ldr	r3, [pc, #200]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d82:	0e1b      	lsrs	r3, r3, #24
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d8a:	4b2f      	ldr	r3, [pc, #188]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d90:	0f1b      	lsrs	r3, r3, #28
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	019a      	lsls	r2, r3, #6
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	041b      	lsls	r3, r3, #16
 8002da4:	431a      	orrs	r2, r3
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	061b      	lsls	r3, r3, #24
 8002daa:	431a      	orrs	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	071b      	lsls	r3, r3, #28
 8002db0:	4925      	ldr	r1, [pc, #148]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d011      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	019a      	lsls	r2, r3, #6
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	041b      	lsls	r3, r3, #16
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	061b      	lsls	r3, r3, #24
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	071b      	lsls	r3, r3, #28
 8002de0:	4919      	ldr	r1, [pc, #100]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002de8:	4b17      	ldr	r3, [pc, #92]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a16      	ldr	r2, [pc, #88]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002df2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002df4:	f7fe fa66 	bl	80012c4 <HAL_GetTick>
 8002df8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002dfc:	f7fe fa62 	bl	80012c4 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b64      	cmp	r3, #100	; 0x64
 8002e08:	d901      	bls.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e0d7      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e0e:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0f0      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	f040 80cd 	bne.w	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002e22:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a08      	ldr	r2, [pc, #32]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e2e:	f7fe fa49 	bl	80012c4 <HAL_GetTick>
 8002e32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e34:	e00a      	b.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e36:	f7fe fa45 	bl	80012c4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b64      	cmp	r3, #100	; 0x64
 8002e42:	d903      	bls.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e0ba      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002e48:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e4c:	4b5e      	ldr	r3, [pc, #376]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e58:	d0ed      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d02e      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d12a      	bne.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002e82:	4b51      	ldr	r3, [pc, #324]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e88:	0c1b      	lsrs	r3, r3, #16
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002e90:	4b4d      	ldr	r3, [pc, #308]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e96:	0f1b      	lsrs	r3, r3, #28
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	019a      	lsls	r2, r3, #6
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	041b      	lsls	r3, r3, #16
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	061b      	lsls	r3, r3, #24
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	071b      	lsls	r3, r3, #28
 8002eb6:	4944      	ldr	r1, [pc, #272]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002ebe:	4b42      	ldr	r3, [pc, #264]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ec0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ec4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	021b      	lsls	r3, r3, #8
 8002ed0:	493d      	ldr	r1, [pc, #244]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d022      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ee8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eec:	d11d      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef4:	0e1b      	lsrs	r3, r3, #24
 8002ef6:	f003 030f 	and.w	r3, r3, #15
 8002efa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002efc:	4b32      	ldr	r3, [pc, #200]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f02:	0f1b      	lsrs	r3, r3, #28
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	019a      	lsls	r2, r3, #6
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	041b      	lsls	r3, r3, #16
 8002f16:	431a      	orrs	r2, r3
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	061b      	lsls	r3, r3, #24
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	071b      	lsls	r3, r3, #28
 8002f22:	4929      	ldr	r1, [pc, #164]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d028      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f36:	4b24      	ldr	r3, [pc, #144]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3c:	0e1b      	lsrs	r3, r3, #24
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f44:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4a:	0c1b      	lsrs	r3, r3, #16
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	019a      	lsls	r2, r3, #6
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	041b      	lsls	r3, r3, #16
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	061b      	lsls	r3, r3, #24
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	071b      	lsls	r3, r3, #28
 8002f6a:	4917      	ldr	r1, [pc, #92]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002f72:	4b15      	ldr	r3, [pc, #84]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f80:	4911      	ldr	r1, [pc, #68]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002f88:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a0e      	ldr	r2, [pc, #56]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f94:	f7fe f996 	bl	80012c4 <HAL_GetTick>
 8002f98:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002f9a:	e008      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f9c:	f7fe f992 	bl	80012c4 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b64      	cmp	r3, #100	; 0x64
 8002fa8:	d901      	bls.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e007      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002fae:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fba:	d1ef      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3720      	adds	r7, #32
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800

08002fcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e040      	b.n	8003060 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7fd fee6 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2224      	movs	r2, #36	; 0x24
 8002ff8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0201 	bic.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fadc 	bl	80035c8 <UART_SetConfig>
 8003010:	4603      	mov	r3, r0
 8003012:	2b01      	cmp	r3, #1
 8003014:	d101      	bne.n	800301a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e022      	b.n	8003060 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 fd32 	bl	8003a8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003036:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003046:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fdb9 	bl	8003bd0 <UART_CheckIdleState>
 800305e:	4603      	mov	r3, r0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800307a:	2b20      	cmp	r3, #32
 800307c:	d145      	bne.n	800310a <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d002      	beq.n	800308a <HAL_UART_Transmit_IT+0x22>
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e03e      	b.n	800310c <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_UART_Transmit_IT+0x34>
 8003098:	2302      	movs	r3, #2
 800309a:	e037      	b.n	800310c <HAL_UART_Transmit_IT+0xa4>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	88fa      	ldrh	r2, [r7, #6]
 80030ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	88fa      	ldrh	r2, [r7, #6]
 80030b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2221      	movs	r2, #33	; 0x21
 80030cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d6:	d107      	bne.n	80030e8 <HAL_UART_Transmit_IT+0x80>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d103      	bne.n	80030e8 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4a0d      	ldr	r2, [pc, #52]	; (8003118 <HAL_UART_Transmit_IT+0xb0>)
 80030e4:	669a      	str	r2, [r3, #104]	; 0x68
 80030e6:	e002      	b.n	80030ee <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4a0c      	ldr	r2, [pc, #48]	; (800311c <HAL_UART_Transmit_IT+0xb4>)
 80030ec:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003104:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	e000      	b.n	800310c <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800310a:	2302      	movs	r3, #2
  }
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	08003f3d 	.word	0x08003f3d
 800311c:	08003ecb 	.word	0x08003ecb

08003120 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	4613      	mov	r3, r2
 800312c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003132:	2b20      	cmp	r3, #32
 8003134:	d12c      	bne.n	8003190 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d002      	beq.n	8003142 <HAL_UART_Receive_IT+0x22>
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e025      	b.n	8003192 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_UART_Receive_IT+0x34>
 8003150:	2302      	movs	r3, #2
 8003152:	e01e      	b.n	8003192 <HAL_UART_Receive_IT+0x72>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800317e:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	461a      	mov	r2, r3
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fdd2 	bl	8003d30 <UART_Start_Receive_IT>
 800318c:	4603      	mov	r3, r0
 800318e:	e000      	b.n	8003192 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003190:	2302      	movs	r3, #2
  }
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80031bc:	69fa      	ldr	r2, [r7, #28]
 80031be:	f640 030f 	movw	r3, #2063	; 0x80f
 80031c2:	4013      	ands	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d113      	bne.n	80031f4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00e      	beq.n	80031f4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	f003 0320 	and.w	r3, r3, #32
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d009      	beq.n	80031f4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 81b9 	beq.w	800355c <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	4798      	blx	r3
      }
      return;
 80031f2:	e1b3      	b.n	800355c <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 80e3 	beq.w	80033c2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d105      	bne.n	8003212 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4ba5      	ldr	r3, [pc, #660]	; (80034a0 <HAL_UART_IRQHandler+0x304>)
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 80d8 	beq.w	80033c2 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d010      	beq.n	800323e <HAL_UART_IRQHandler+0xa2>
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00b      	beq.n	800323e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2201      	movs	r2, #1
 800322c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d010      	beq.n	800326a <HAL_UART_IRQHandler+0xce>
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00b      	beq.n	800326a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2202      	movs	r2, #2
 8003258:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003260:	f043 0204 	orr.w	r2, r3, #4
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d010      	beq.n	8003296 <HAL_UART_IRQHandler+0xfa>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00b      	beq.n	8003296 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2204      	movs	r2, #4
 8003284:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800328c:	f043 0202 	orr.w	r2, r3, #2
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d015      	beq.n	80032cc <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d104      	bne.n	80032b4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00b      	beq.n	80032cc <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2208      	movs	r2, #8
 80032ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032c2:	f043 0208 	orr.w	r2, r3, #8
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d011      	beq.n	80032fa <HAL_UART_IRQHandler+0x15e>
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00c      	beq.n	80032fa <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032f0:	f043 0220 	orr.w	r2, r3, #32
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 812d 	beq.w	8003560 <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00c      	beq.n	800332a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	f003 0320 	and.w	r3, r3, #32
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003330:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800333c:	2b40      	cmp	r3, #64	; 0x40
 800333e:	d004      	beq.n	800334a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003346:	2b00      	cmp	r3, #0
 8003348:	d031      	beq.n	80033ae <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fd78 	bl	8003e40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335a:	2b40      	cmp	r3, #64	; 0x40
 800335c:	d123      	bne.n	80033a6 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003372:	2b00      	cmp	r3, #0
 8003374:	d013      	beq.n	800339e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800337a:	4a4a      	ldr	r2, [pc, #296]	; (80034a4 <HAL_UART_IRQHandler+0x308>)
 800337c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003382:	4618      	mov	r0, r3
 8003384:	f7fe fa4b 	bl	800181e <HAL_DMA_Abort_IT>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d017      	beq.n	80033be <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003398:	4610      	mov	r0, r2
 800339a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800339c:	e00f      	b.n	80033be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f8fc 	bl	800359c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a4:	e00b      	b.n	80033be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f8f8 	bl	800359c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ac:	e007      	b.n	80033be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f8f4 	bl	800359c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80033bc:	e0d0      	b.n	8003560 <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033be:	bf00      	nop
    return;
 80033c0:	e0ce      	b.n	8003560 <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	f040 80a7 	bne.w	800351a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0310 	and.w	r3, r3, #16
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 80a1 	beq.w	800351a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	f003 0310 	and.w	r3, r3, #16
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 809b 	beq.w	800351a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2210      	movs	r2, #16
 80033ea:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f6:	2b40      	cmp	r3, #64	; 0x40
 80033f8:	d156      	bne.n	80034a8 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8003404:	893b      	ldrh	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 80ac 	beq.w	8003564 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003412:	893a      	ldrh	r2, [r7, #8]
 8003414:	429a      	cmp	r2, r3
 8003416:	f080 80a5 	bcs.w	8003564 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	893a      	ldrh	r2, [r7, #8]
 800341e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800342c:	d02a      	beq.n	8003484 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800343c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0201 	bic.w	r2, r2, #1
 800344c:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800345c:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2220      	movs	r2, #32
 8003462:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0210 	bic.w	r2, r2, #16
 8003478:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347e:	4618      	mov	r0, r3
 8003480:	f7fe f95d 	bl	800173e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003490:	b29b      	uxth	r3, r3
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	b29b      	uxth	r3, r3
 8003496:	4619      	mov	r1, r3
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f889 	bl	80035b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800349e:	e061      	b.n	8003564 <HAL_UART_IRQHandler+0x3c8>
 80034a0:	04000120 	.word	0x04000120
 80034a4:	08003e9f 	.word	0x08003e9f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d050      	beq.n	8003568 <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 80034c6:	897b      	ldrh	r3, [r7, #10]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d04d      	beq.n	8003568 <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80034da:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2220      	movs	r2, #32
 80034f0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0210 	bic.w	r2, r2, #16
 800350c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800350e:	897b      	ldrh	r3, [r7, #10]
 8003510:	4619      	mov	r1, r3
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f84c 	bl	80035b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003518:	e026      	b.n	8003568 <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00d      	beq.n	8003540 <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	d008      	beq.n	8003540 <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003532:	2b00      	cmp	r3, #0
 8003534:	d01a      	beq.n	800356c <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	4798      	blx	r3
    }
    return;
 800353e:	e015      	b.n	800356c <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	d011      	beq.n	800356e <HAL_UART_IRQHandler+0x3d2>
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00c      	beq.n	800356e <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fd2f 	bl	8003fb8 <UART_EndTransmit_IT>
    return;
 800355a:	e008      	b.n	800356e <HAL_UART_IRQHandler+0x3d2>
      return;
 800355c:	bf00      	nop
 800355e:	e006      	b.n	800356e <HAL_UART_IRQHandler+0x3d2>
    return;
 8003560:	bf00      	nop
 8003562:	e004      	b.n	800356e <HAL_UART_IRQHandler+0x3d2>
      return;
 8003564:	bf00      	nop
 8003566:	e002      	b.n	800356e <HAL_UART_IRQHandler+0x3d2>
      return;
 8003568:	bf00      	nop
 800356a:	e000      	b.n	800356e <HAL_UART_IRQHandler+0x3d2>
    return;
 800356c:	bf00      	nop
  }

}
 800356e:	3720      	adds	r7, #32
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	460b      	mov	r3, r1
 80035ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	431a      	orrs	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	4ba7      	ldr	r3, [pc, #668]	; (8003890 <UART_SetConfig+0x2c8>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	6979      	ldr	r1, [r7, #20]
 80035fc:	430b      	orrs	r3, r1
 80035fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	4313      	orrs	r3, r2
 8003624:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	430a      	orrs	r2, r1
 8003638:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a95      	ldr	r2, [pc, #596]	; (8003894 <UART_SetConfig+0x2cc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d120      	bne.n	8003686 <UART_SetConfig+0xbe>
 8003644:	4b94      	ldr	r3, [pc, #592]	; (8003898 <UART_SetConfig+0x2d0>)
 8003646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b03      	cmp	r3, #3
 8003650:	d816      	bhi.n	8003680 <UART_SetConfig+0xb8>
 8003652:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <UART_SetConfig+0x90>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003669 	.word	0x08003669
 800365c:	08003675 	.word	0x08003675
 8003660:	0800366f 	.word	0x0800366f
 8003664:	0800367b 	.word	0x0800367b
 8003668:	2301      	movs	r3, #1
 800366a:	77fb      	strb	r3, [r7, #31]
 800366c:	e14f      	b.n	800390e <UART_SetConfig+0x346>
 800366e:	2302      	movs	r3, #2
 8003670:	77fb      	strb	r3, [r7, #31]
 8003672:	e14c      	b.n	800390e <UART_SetConfig+0x346>
 8003674:	2304      	movs	r3, #4
 8003676:	77fb      	strb	r3, [r7, #31]
 8003678:	e149      	b.n	800390e <UART_SetConfig+0x346>
 800367a:	2308      	movs	r3, #8
 800367c:	77fb      	strb	r3, [r7, #31]
 800367e:	e146      	b.n	800390e <UART_SetConfig+0x346>
 8003680:	2310      	movs	r3, #16
 8003682:	77fb      	strb	r3, [r7, #31]
 8003684:	e143      	b.n	800390e <UART_SetConfig+0x346>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a84      	ldr	r2, [pc, #528]	; (800389c <UART_SetConfig+0x2d4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d132      	bne.n	80036f6 <UART_SetConfig+0x12e>
 8003690:	4b81      	ldr	r3, [pc, #516]	; (8003898 <UART_SetConfig+0x2d0>)
 8003692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b0c      	cmp	r3, #12
 800369c:	d828      	bhi.n	80036f0 <UART_SetConfig+0x128>
 800369e:	a201      	add	r2, pc, #4	; (adr r2, 80036a4 <UART_SetConfig+0xdc>)
 80036a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a4:	080036d9 	.word	0x080036d9
 80036a8:	080036f1 	.word	0x080036f1
 80036ac:	080036f1 	.word	0x080036f1
 80036b0:	080036f1 	.word	0x080036f1
 80036b4:	080036e5 	.word	0x080036e5
 80036b8:	080036f1 	.word	0x080036f1
 80036bc:	080036f1 	.word	0x080036f1
 80036c0:	080036f1 	.word	0x080036f1
 80036c4:	080036df 	.word	0x080036df
 80036c8:	080036f1 	.word	0x080036f1
 80036cc:	080036f1 	.word	0x080036f1
 80036d0:	080036f1 	.word	0x080036f1
 80036d4:	080036eb 	.word	0x080036eb
 80036d8:	2300      	movs	r3, #0
 80036da:	77fb      	strb	r3, [r7, #31]
 80036dc:	e117      	b.n	800390e <UART_SetConfig+0x346>
 80036de:	2302      	movs	r3, #2
 80036e0:	77fb      	strb	r3, [r7, #31]
 80036e2:	e114      	b.n	800390e <UART_SetConfig+0x346>
 80036e4:	2304      	movs	r3, #4
 80036e6:	77fb      	strb	r3, [r7, #31]
 80036e8:	e111      	b.n	800390e <UART_SetConfig+0x346>
 80036ea:	2308      	movs	r3, #8
 80036ec:	77fb      	strb	r3, [r7, #31]
 80036ee:	e10e      	b.n	800390e <UART_SetConfig+0x346>
 80036f0:	2310      	movs	r3, #16
 80036f2:	77fb      	strb	r3, [r7, #31]
 80036f4:	e10b      	b.n	800390e <UART_SetConfig+0x346>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a69      	ldr	r2, [pc, #420]	; (80038a0 <UART_SetConfig+0x2d8>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d120      	bne.n	8003742 <UART_SetConfig+0x17a>
 8003700:	4b65      	ldr	r3, [pc, #404]	; (8003898 <UART_SetConfig+0x2d0>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003706:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800370a:	2b30      	cmp	r3, #48	; 0x30
 800370c:	d013      	beq.n	8003736 <UART_SetConfig+0x16e>
 800370e:	2b30      	cmp	r3, #48	; 0x30
 8003710:	d814      	bhi.n	800373c <UART_SetConfig+0x174>
 8003712:	2b20      	cmp	r3, #32
 8003714:	d009      	beq.n	800372a <UART_SetConfig+0x162>
 8003716:	2b20      	cmp	r3, #32
 8003718:	d810      	bhi.n	800373c <UART_SetConfig+0x174>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <UART_SetConfig+0x15c>
 800371e:	2b10      	cmp	r3, #16
 8003720:	d006      	beq.n	8003730 <UART_SetConfig+0x168>
 8003722:	e00b      	b.n	800373c <UART_SetConfig+0x174>
 8003724:	2300      	movs	r3, #0
 8003726:	77fb      	strb	r3, [r7, #31]
 8003728:	e0f1      	b.n	800390e <UART_SetConfig+0x346>
 800372a:	2302      	movs	r3, #2
 800372c:	77fb      	strb	r3, [r7, #31]
 800372e:	e0ee      	b.n	800390e <UART_SetConfig+0x346>
 8003730:	2304      	movs	r3, #4
 8003732:	77fb      	strb	r3, [r7, #31]
 8003734:	e0eb      	b.n	800390e <UART_SetConfig+0x346>
 8003736:	2308      	movs	r3, #8
 8003738:	77fb      	strb	r3, [r7, #31]
 800373a:	e0e8      	b.n	800390e <UART_SetConfig+0x346>
 800373c:	2310      	movs	r3, #16
 800373e:	77fb      	strb	r3, [r7, #31]
 8003740:	e0e5      	b.n	800390e <UART_SetConfig+0x346>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a57      	ldr	r2, [pc, #348]	; (80038a4 <UART_SetConfig+0x2dc>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d120      	bne.n	800378e <UART_SetConfig+0x1c6>
 800374c:	4b52      	ldr	r3, [pc, #328]	; (8003898 <UART_SetConfig+0x2d0>)
 800374e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003752:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003756:	2bc0      	cmp	r3, #192	; 0xc0
 8003758:	d013      	beq.n	8003782 <UART_SetConfig+0x1ba>
 800375a:	2bc0      	cmp	r3, #192	; 0xc0
 800375c:	d814      	bhi.n	8003788 <UART_SetConfig+0x1c0>
 800375e:	2b80      	cmp	r3, #128	; 0x80
 8003760:	d009      	beq.n	8003776 <UART_SetConfig+0x1ae>
 8003762:	2b80      	cmp	r3, #128	; 0x80
 8003764:	d810      	bhi.n	8003788 <UART_SetConfig+0x1c0>
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <UART_SetConfig+0x1a8>
 800376a:	2b40      	cmp	r3, #64	; 0x40
 800376c:	d006      	beq.n	800377c <UART_SetConfig+0x1b4>
 800376e:	e00b      	b.n	8003788 <UART_SetConfig+0x1c0>
 8003770:	2300      	movs	r3, #0
 8003772:	77fb      	strb	r3, [r7, #31]
 8003774:	e0cb      	b.n	800390e <UART_SetConfig+0x346>
 8003776:	2302      	movs	r3, #2
 8003778:	77fb      	strb	r3, [r7, #31]
 800377a:	e0c8      	b.n	800390e <UART_SetConfig+0x346>
 800377c:	2304      	movs	r3, #4
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e0c5      	b.n	800390e <UART_SetConfig+0x346>
 8003782:	2308      	movs	r3, #8
 8003784:	77fb      	strb	r3, [r7, #31]
 8003786:	e0c2      	b.n	800390e <UART_SetConfig+0x346>
 8003788:	2310      	movs	r3, #16
 800378a:	77fb      	strb	r3, [r7, #31]
 800378c:	e0bf      	b.n	800390e <UART_SetConfig+0x346>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a45      	ldr	r2, [pc, #276]	; (80038a8 <UART_SetConfig+0x2e0>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d125      	bne.n	80037e4 <UART_SetConfig+0x21c>
 8003798:	4b3f      	ldr	r3, [pc, #252]	; (8003898 <UART_SetConfig+0x2d0>)
 800379a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800379e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037a6:	d017      	beq.n	80037d8 <UART_SetConfig+0x210>
 80037a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ac:	d817      	bhi.n	80037de <UART_SetConfig+0x216>
 80037ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b2:	d00b      	beq.n	80037cc <UART_SetConfig+0x204>
 80037b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b8:	d811      	bhi.n	80037de <UART_SetConfig+0x216>
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <UART_SetConfig+0x1fe>
 80037be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c2:	d006      	beq.n	80037d2 <UART_SetConfig+0x20a>
 80037c4:	e00b      	b.n	80037de <UART_SetConfig+0x216>
 80037c6:	2300      	movs	r3, #0
 80037c8:	77fb      	strb	r3, [r7, #31]
 80037ca:	e0a0      	b.n	800390e <UART_SetConfig+0x346>
 80037cc:	2302      	movs	r3, #2
 80037ce:	77fb      	strb	r3, [r7, #31]
 80037d0:	e09d      	b.n	800390e <UART_SetConfig+0x346>
 80037d2:	2304      	movs	r3, #4
 80037d4:	77fb      	strb	r3, [r7, #31]
 80037d6:	e09a      	b.n	800390e <UART_SetConfig+0x346>
 80037d8:	2308      	movs	r3, #8
 80037da:	77fb      	strb	r3, [r7, #31]
 80037dc:	e097      	b.n	800390e <UART_SetConfig+0x346>
 80037de:	2310      	movs	r3, #16
 80037e0:	77fb      	strb	r3, [r7, #31]
 80037e2:	e094      	b.n	800390e <UART_SetConfig+0x346>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a30      	ldr	r2, [pc, #192]	; (80038ac <UART_SetConfig+0x2e4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d125      	bne.n	800383a <UART_SetConfig+0x272>
 80037ee:	4b2a      	ldr	r3, [pc, #168]	; (8003898 <UART_SetConfig+0x2d0>)
 80037f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80037f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80037fc:	d017      	beq.n	800382e <UART_SetConfig+0x266>
 80037fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003802:	d817      	bhi.n	8003834 <UART_SetConfig+0x26c>
 8003804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003808:	d00b      	beq.n	8003822 <UART_SetConfig+0x25a>
 800380a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800380e:	d811      	bhi.n	8003834 <UART_SetConfig+0x26c>
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <UART_SetConfig+0x254>
 8003814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003818:	d006      	beq.n	8003828 <UART_SetConfig+0x260>
 800381a:	e00b      	b.n	8003834 <UART_SetConfig+0x26c>
 800381c:	2301      	movs	r3, #1
 800381e:	77fb      	strb	r3, [r7, #31]
 8003820:	e075      	b.n	800390e <UART_SetConfig+0x346>
 8003822:	2302      	movs	r3, #2
 8003824:	77fb      	strb	r3, [r7, #31]
 8003826:	e072      	b.n	800390e <UART_SetConfig+0x346>
 8003828:	2304      	movs	r3, #4
 800382a:	77fb      	strb	r3, [r7, #31]
 800382c:	e06f      	b.n	800390e <UART_SetConfig+0x346>
 800382e:	2308      	movs	r3, #8
 8003830:	77fb      	strb	r3, [r7, #31]
 8003832:	e06c      	b.n	800390e <UART_SetConfig+0x346>
 8003834:	2310      	movs	r3, #16
 8003836:	77fb      	strb	r3, [r7, #31]
 8003838:	e069      	b.n	800390e <UART_SetConfig+0x346>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1c      	ldr	r2, [pc, #112]	; (80038b0 <UART_SetConfig+0x2e8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d137      	bne.n	80038b4 <UART_SetConfig+0x2ec>
 8003844:	4b14      	ldr	r3, [pc, #80]	; (8003898 <UART_SetConfig+0x2d0>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800384e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003852:	d017      	beq.n	8003884 <UART_SetConfig+0x2bc>
 8003854:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003858:	d817      	bhi.n	800388a <UART_SetConfig+0x2c2>
 800385a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800385e:	d00b      	beq.n	8003878 <UART_SetConfig+0x2b0>
 8003860:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003864:	d811      	bhi.n	800388a <UART_SetConfig+0x2c2>
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <UART_SetConfig+0x2aa>
 800386a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386e:	d006      	beq.n	800387e <UART_SetConfig+0x2b6>
 8003870:	e00b      	b.n	800388a <UART_SetConfig+0x2c2>
 8003872:	2300      	movs	r3, #0
 8003874:	77fb      	strb	r3, [r7, #31]
 8003876:	e04a      	b.n	800390e <UART_SetConfig+0x346>
 8003878:	2302      	movs	r3, #2
 800387a:	77fb      	strb	r3, [r7, #31]
 800387c:	e047      	b.n	800390e <UART_SetConfig+0x346>
 800387e:	2304      	movs	r3, #4
 8003880:	77fb      	strb	r3, [r7, #31]
 8003882:	e044      	b.n	800390e <UART_SetConfig+0x346>
 8003884:	2308      	movs	r3, #8
 8003886:	77fb      	strb	r3, [r7, #31]
 8003888:	e041      	b.n	800390e <UART_SetConfig+0x346>
 800388a:	2310      	movs	r3, #16
 800388c:	77fb      	strb	r3, [r7, #31]
 800388e:	e03e      	b.n	800390e <UART_SetConfig+0x346>
 8003890:	efff69f3 	.word	0xefff69f3
 8003894:	40011000 	.word	0x40011000
 8003898:	40023800 	.word	0x40023800
 800389c:	40004400 	.word	0x40004400
 80038a0:	40004800 	.word	0x40004800
 80038a4:	40004c00 	.word	0x40004c00
 80038a8:	40005000 	.word	0x40005000
 80038ac:	40011400 	.word	0x40011400
 80038b0:	40007800 	.word	0x40007800
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a71      	ldr	r2, [pc, #452]	; (8003a80 <UART_SetConfig+0x4b8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d125      	bne.n	800390a <UART_SetConfig+0x342>
 80038be:	4b71      	ldr	r3, [pc, #452]	; (8003a84 <UART_SetConfig+0x4bc>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80038c8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80038cc:	d017      	beq.n	80038fe <UART_SetConfig+0x336>
 80038ce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80038d2:	d817      	bhi.n	8003904 <UART_SetConfig+0x33c>
 80038d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038d8:	d00b      	beq.n	80038f2 <UART_SetConfig+0x32a>
 80038da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038de:	d811      	bhi.n	8003904 <UART_SetConfig+0x33c>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <UART_SetConfig+0x324>
 80038e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038e8:	d006      	beq.n	80038f8 <UART_SetConfig+0x330>
 80038ea:	e00b      	b.n	8003904 <UART_SetConfig+0x33c>
 80038ec:	2300      	movs	r3, #0
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	e00d      	b.n	800390e <UART_SetConfig+0x346>
 80038f2:	2302      	movs	r3, #2
 80038f4:	77fb      	strb	r3, [r7, #31]
 80038f6:	e00a      	b.n	800390e <UART_SetConfig+0x346>
 80038f8:	2304      	movs	r3, #4
 80038fa:	77fb      	strb	r3, [r7, #31]
 80038fc:	e007      	b.n	800390e <UART_SetConfig+0x346>
 80038fe:	2308      	movs	r3, #8
 8003900:	77fb      	strb	r3, [r7, #31]
 8003902:	e004      	b.n	800390e <UART_SetConfig+0x346>
 8003904:	2310      	movs	r3, #16
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	e001      	b.n	800390e <UART_SetConfig+0x346>
 800390a:	2310      	movs	r3, #16
 800390c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003916:	d15b      	bne.n	80039d0 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003918:	7ffb      	ldrb	r3, [r7, #31]
 800391a:	2b08      	cmp	r3, #8
 800391c:	d827      	bhi.n	800396e <UART_SetConfig+0x3a6>
 800391e:	a201      	add	r2, pc, #4	; (adr r2, 8003924 <UART_SetConfig+0x35c>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003949 	.word	0x08003949
 8003928:	08003951 	.word	0x08003951
 800392c:	08003959 	.word	0x08003959
 8003930:	0800396f 	.word	0x0800396f
 8003934:	0800395f 	.word	0x0800395f
 8003938:	0800396f 	.word	0x0800396f
 800393c:	0800396f 	.word	0x0800396f
 8003940:	0800396f 	.word	0x0800396f
 8003944:	08003967 	.word	0x08003967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003948:	f7fe ff28 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 800394c:	61b8      	str	r0, [r7, #24]
        break;
 800394e:	e013      	b.n	8003978 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003950:	f7fe ff38 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8003954:	61b8      	str	r0, [r7, #24]
        break;
 8003956:	e00f      	b.n	8003978 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003958:	4b4b      	ldr	r3, [pc, #300]	; (8003a88 <UART_SetConfig+0x4c0>)
 800395a:	61bb      	str	r3, [r7, #24]
        break;
 800395c:	e00c      	b.n	8003978 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800395e:	f7fe fe2f 	bl	80025c0 <HAL_RCC_GetSysClockFreq>
 8003962:	61b8      	str	r0, [r7, #24]
        break;
 8003964:	e008      	b.n	8003978 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800396a:	61bb      	str	r3, [r7, #24]
        break;
 800396c:	e004      	b.n	8003978 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	77bb      	strb	r3, [r7, #30]
        break;
 8003976:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d074      	beq.n	8003a68 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	005a      	lsls	r2, r3, #1
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	085b      	lsrs	r3, r3, #1
 8003988:	441a      	add	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003992:	b29b      	uxth	r3, r3
 8003994:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	2b0f      	cmp	r3, #15
 800399a:	d916      	bls.n	80039ca <UART_SetConfig+0x402>
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a2:	d212      	bcs.n	80039ca <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	f023 030f 	bic.w	r3, r3, #15
 80039ac:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	085b      	lsrs	r3, r3, #1
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	89fb      	ldrh	r3, [r7, #14]
 80039bc:	4313      	orrs	r3, r2
 80039be:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	89fa      	ldrh	r2, [r7, #14]
 80039c6:	60da      	str	r2, [r3, #12]
 80039c8:	e04e      	b.n	8003a68 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	77bb      	strb	r3, [r7, #30]
 80039ce:	e04b      	b.n	8003a68 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039d0:	7ffb      	ldrb	r3, [r7, #31]
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d827      	bhi.n	8003a26 <UART_SetConfig+0x45e>
 80039d6:	a201      	add	r2, pc, #4	; (adr r2, 80039dc <UART_SetConfig+0x414>)
 80039d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039dc:	08003a01 	.word	0x08003a01
 80039e0:	08003a09 	.word	0x08003a09
 80039e4:	08003a11 	.word	0x08003a11
 80039e8:	08003a27 	.word	0x08003a27
 80039ec:	08003a17 	.word	0x08003a17
 80039f0:	08003a27 	.word	0x08003a27
 80039f4:	08003a27 	.word	0x08003a27
 80039f8:	08003a27 	.word	0x08003a27
 80039fc:	08003a1f 	.word	0x08003a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a00:	f7fe fecc 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 8003a04:	61b8      	str	r0, [r7, #24]
        break;
 8003a06:	e013      	b.n	8003a30 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a08:	f7fe fedc 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8003a0c:	61b8      	str	r0, [r7, #24]
        break;
 8003a0e:	e00f      	b.n	8003a30 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a10:	4b1d      	ldr	r3, [pc, #116]	; (8003a88 <UART_SetConfig+0x4c0>)
 8003a12:	61bb      	str	r3, [r7, #24]
        break;
 8003a14:	e00c      	b.n	8003a30 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a16:	f7fe fdd3 	bl	80025c0 <HAL_RCC_GetSysClockFreq>
 8003a1a:	61b8      	str	r0, [r7, #24]
        break;
 8003a1c:	e008      	b.n	8003a30 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a22:	61bb      	str	r3, [r7, #24]
        break;
 8003a24:	e004      	b.n	8003a30 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	77bb      	strb	r3, [r7, #30]
        break;
 8003a2e:	bf00      	nop
    }

    if (pclk != 0U)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d018      	beq.n	8003a68 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	085a      	lsrs	r2, r3, #1
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	441a      	add	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	2b0f      	cmp	r3, #15
 8003a50:	d908      	bls.n	8003a64 <UART_SetConfig+0x49c>
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a58:	d204      	bcs.n	8003a64 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	e001      	b.n	8003a68 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a74:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3720      	adds	r7, #32
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40007c00 	.word	0x40007c00
 8003a84:	40023800 	.word	0x40023800
 8003a88:	00f42400 	.word	0x00f42400

08003a8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00a      	beq.n	8003ab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	f003 0310 	and.w	r3, r3, #16
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	f003 0320 	and.w	r3, r3, #32
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d01a      	beq.n	8003ba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b8a:	d10a      	bne.n	8003ba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	605a      	str	r2, [r3, #4]
  }
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af02      	add	r7, sp, #8
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003be0:	f7fd fb70 	bl	80012c4 <HAL_GetTick>
 8003be4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	d10e      	bne.n	8003c12 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f817 	bl	8003c36 <UART_WaitOnFlagUntilTimeout>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e00d      	b.n	8003c2e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2220      	movs	r2, #32
 8003c16:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b084      	sub	sp, #16
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	60b9      	str	r1, [r7, #8]
 8003c40:	603b      	str	r3, [r7, #0]
 8003c42:	4613      	mov	r3, r2
 8003c44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c46:	e05e      	b.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4e:	d05a      	beq.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c50:	f7fd fb38 	bl	80012c4 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d302      	bcc.n	8003c66 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d11b      	bne.n	8003c9e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c74:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e043      	b.n	8003d26 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d02c      	beq.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cba:	d124      	bne.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cc4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cd4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0201 	bic.w	r2, r2, #1
 8003ce4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2220      	movs	r2, #32
 8003cea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e00f      	b.n	8003d26 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	bf0c      	ite	eq
 8003d16:	2301      	moveq	r3, #1
 8003d18:	2300      	movne	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	79fb      	ldrb	r3, [r7, #7]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d091      	beq.n	8003c48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	88fa      	ldrh	r2, [r7, #6]
 8003d48:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	88fa      	ldrh	r2, [r7, #6]
 8003d50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d62:	d10e      	bne.n	8003d82 <UART_Start_Receive_IT+0x52>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d105      	bne.n	8003d78 <UART_Start_Receive_IT+0x48>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d76:	e02d      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	22ff      	movs	r2, #255	; 0xff
 8003d7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d80:	e028      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10d      	bne.n	8003da6 <UART_Start_Receive_IT+0x76>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d104      	bne.n	8003d9c <UART_Start_Receive_IT+0x6c>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	22ff      	movs	r2, #255	; 0xff
 8003d96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d9a:	e01b      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	227f      	movs	r2, #127	; 0x7f
 8003da0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003da4:	e016      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dae:	d10d      	bne.n	8003dcc <UART_Start_Receive_IT+0x9c>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d104      	bne.n	8003dc2 <UART_Start_Receive_IT+0x92>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	227f      	movs	r2, #127	; 0x7f
 8003dbc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003dc0:	e008      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	223f      	movs	r2, #63	; 0x3f
 8003dc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003dca:	e003      	b.n	8003dd4 <UART_Start_Receive_IT+0xa4>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2222      	movs	r2, #34	; 0x22
 8003de0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dfa:	d107      	bne.n	8003e0c <UART_Start_Receive_IT+0xdc>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d103      	bne.n	8003e0c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a0c      	ldr	r2, [pc, #48]	; (8003e38 <UART_Start_Receive_IT+0x108>)
 8003e08:	665a      	str	r2, [r3, #100]	; 0x64
 8003e0a:	e002      	b.n	8003e12 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4a0b      	ldr	r2, [pc, #44]	; (8003e3c <UART_Start_Receive_IT+0x10c>)
 8003e10:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003e28:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3714      	adds	r7, #20
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	080040bf 	.word	0x080040bf
 8003e3c:	08003feb 	.word	0x08003feb

08003e40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e56:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0201 	bic.w	r2, r2, #1
 8003e66:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d107      	bne.n	8003e80 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0210 	bic.w	r2, r2, #16
 8003e7e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2220      	movs	r2, #32
 8003e84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eaa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff fb6d 	bl	800359c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ec2:	bf00      	nop
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ed6:	2b21      	cmp	r3, #33	; 0x21
 8003ed8:	d12a      	bne.n	8003f30 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d110      	bne.n	8003f08 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ef4:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f04:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003f06:	e013      	b.n	8003f30 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0c:	781a      	ldrb	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f48:	2b21      	cmp	r3, #33	; 0x21
 8003f4a:	d12f      	bne.n	8003fac <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d110      	bne.n	8003f7a <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f66:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f76:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003f78:	e018      	b.n	8003fac <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f7e:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	461a      	mov	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f8e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f94:	1c9a      	adds	r2, r3, #2
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fce:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff fac9 	bl	8003574 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fe2:	bf00      	nop
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b084      	sub	sp, #16
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003ff8:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ffe:	2b22      	cmp	r3, #34	; 0x22
 8004000:	d151      	bne.n	80040a6 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800400a:	89bb      	ldrh	r3, [r7, #12]
 800400c:	b2d9      	uxtb	r1, r3
 800400e:	89fb      	ldrh	r3, [r7, #14]
 8004010:	b2da      	uxtb	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004016:	400a      	ands	r2, r1
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800403e:	b29b      	uxth	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d138      	bne.n	80040b6 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004052:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0201 	bic.w	r2, r2, #1
 8004062:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2220      	movs	r2, #32
 8004068:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004074:	2b01      	cmp	r3, #1
 8004076:	d10f      	bne.n	8004098 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0210 	bic.w	r2, r2, #16
 8004086:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800408e:	4619      	mov	r1, r3
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7ff fa8d 	bl	80035b0 <HAL_UARTEx_RxEventCallback>
 8004096:	e002      	b.n	800409e <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff fa75 	bl	8003588 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80040a4:	e007      	b.n	80040b6 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	699a      	ldr	r2, [r3, #24]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0208 	orr.w	r2, r2, #8
 80040b4:	619a      	str	r2, [r3, #24]
}
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b084      	sub	sp, #16
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80040cc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040d2:	2b22      	cmp	r3, #34	; 0x22
 80040d4:	d151      	bne.n	800417a <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80040e4:	89ba      	ldrh	r2, [r7, #12]
 80040e6:	89fb      	ldrh	r3, [r7, #14]
 80040e8:	4013      	ands	r3, r2
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f4:	1c9a      	adds	r2, r3, #2
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d138      	bne.n	800418a <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004126:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689a      	ldr	r2, [r3, #8]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 0201 	bic.w	r2, r2, #1
 8004136:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10f      	bne.n	800416c <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0210 	bic.w	r2, r2, #16
 800415a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004162:	4619      	mov	r1, r3
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f7ff fa23 	bl	80035b0 <HAL_UARTEx_RxEventCallback>
 800416a:	e002      	b.n	8004172 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff fa0b 	bl	8003588 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004178:	e007      	b.n	800418a <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	699a      	ldr	r2, [r3, #24]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0208 	orr.w	r2, r2, #8
 8004188:	619a      	str	r2, [r3, #24]
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004194:	b084      	sub	sp, #16
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	f107 001c 	add.w	r0, r7, #28
 80041a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d120      	bne.n	80041ee <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	4b20      	ldr	r3, [pc, #128]	; (8004240 <USB_CoreInit+0xac>)
 80041be:	4013      	ands	r3, r2
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80041d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d105      	bne.n	80041e2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fa5a 	bl	800469c <USB_CoreReset>
 80041e8:	4603      	mov	r3, r0
 80041ea:	73fb      	strb	r3, [r7, #15]
 80041ec:	e010      	b.n	8004210 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 fa4e 	bl	800469c <USB_CoreReset>
 8004200:	4603      	mov	r3, r0
 8004202:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004208:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004212:	2b01      	cmp	r3, #1
 8004214:	d10b      	bne.n	800422e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f043 0206 	orr.w	r2, r3, #6
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f043 0220 	orr.w	r2, r3, #32
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800422e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800423a:	b004      	add	sp, #16
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	ffbdffbf 	.word	0xffbdffbf

08004244 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f023 0201 	bic.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b082      	sub	sp, #8
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
 800426e:	460b      	mov	r3, r1
 8004270:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800427e:	78fb      	ldrb	r3, [r7, #3]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d106      	bne.n	8004292 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	60da      	str	r2, [r3, #12]
 8004290:	e00b      	b.n	80042aa <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004292:	78fb      	ldrb	r3, [r7, #3]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d106      	bne.n	80042a6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	60da      	str	r2, [r3, #12]
 80042a4:	e001      	b.n	80042aa <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e003      	b.n	80042b2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80042aa:	2032      	movs	r0, #50	; 0x32
 80042ac:	f7fd f816 	bl	80012dc <HAL_Delay>

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042bc:	b084      	sub	sp, #16
 80042be:	b580      	push	{r7, lr}
 80042c0:	b086      	sub	sp, #24
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
 80042c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80042ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80042ce:	2300      	movs	r3, #0
 80042d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80042d6:	2300      	movs	r3, #0
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	e009      	b.n	80042f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	3340      	adds	r3, #64	; 0x40
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	2200      	movs	r2, #0
 80042e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	3301      	adds	r3, #1
 80042ee:	613b      	str	r3, [r7, #16]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	2b0e      	cmp	r3, #14
 80042f4:	d9f2      	bls.n	80042dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80042f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d11c      	bne.n	8004336 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800430a:	f043 0302 	orr.w	r3, r3, #2
 800430e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004314:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	e005      	b.n	8004342 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004348:	461a      	mov	r2, r3
 800434a:	2300      	movs	r3, #0
 800434c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004354:	4619      	mov	r1, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800435c:	461a      	mov	r2, r3
 800435e:	680b      	ldr	r3, [r1, #0]
 8004360:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004364:	2b01      	cmp	r3, #1
 8004366:	d10c      	bne.n	8004382 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d104      	bne.n	8004378 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800436e:	2100      	movs	r1, #0
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f959 	bl	8004628 <USB_SetDevSpeed>
 8004376:	e018      	b.n	80043aa <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004378:	2101      	movs	r1, #1
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f954 	bl	8004628 <USB_SetDevSpeed>
 8004380:	e013      	b.n	80043aa <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004384:	2b03      	cmp	r3, #3
 8004386:	d10c      	bne.n	80043a2 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800438a:	2b00      	cmp	r3, #0
 800438c:	d104      	bne.n	8004398 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800438e:	2100      	movs	r1, #0
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f949 	bl	8004628 <USB_SetDevSpeed>
 8004396:	e008      	b.n	80043aa <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004398:	2101      	movs	r1, #1
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f944 	bl	8004628 <USB_SetDevSpeed>
 80043a0:	e003      	b.n	80043aa <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80043a2:	2103      	movs	r1, #3
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f93f 	bl	8004628 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80043aa:	2110      	movs	r1, #16
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8f3 	bl	8004598 <USB_FlushTxFifo>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 f911 	bl	80045e4 <USB_FlushRxFifo>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043d2:	461a      	mov	r2, r3
 80043d4:	2300      	movs	r3, #0
 80043d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043de:	461a      	mov	r2, r3
 80043e0:	2300      	movs	r3, #0
 80043e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ea:	461a      	mov	r2, r3
 80043ec:	2300      	movs	r3, #0
 80043ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043f0:	2300      	movs	r3, #0
 80043f2:	613b      	str	r3, [r7, #16]
 80043f4:	e043      	b.n	800447e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	015a      	lsls	r2, r3, #5
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	4413      	add	r3, r2
 80043fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004408:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800440c:	d118      	bne.n	8004440 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10a      	bne.n	800442a <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	015a      	lsls	r2, r3, #5
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4413      	add	r3, r2
 800441c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004420:	461a      	mov	r2, r3
 8004422:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	e013      	b.n	8004452 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	015a      	lsls	r2, r3, #5
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	4413      	add	r3, r2
 8004432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004436:	461a      	mov	r2, r3
 8004438:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	e008      	b.n	8004452 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	015a      	lsls	r2, r3, #5
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4413      	add	r3, r2
 8004448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800444c:	461a      	mov	r2, r3
 800444e:	2300      	movs	r3, #0
 8004450:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4413      	add	r3, r2
 800445a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800445e:	461a      	mov	r2, r3
 8004460:	2300      	movs	r3, #0
 8004462:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004470:	461a      	mov	r2, r3
 8004472:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004476:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	3301      	adds	r3, #1
 800447c:	613b      	str	r3, [r7, #16]
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	429a      	cmp	r2, r3
 8004484:	d3b7      	bcc.n	80043f6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004486:	2300      	movs	r3, #0
 8004488:	613b      	str	r3, [r7, #16]
 800448a:	e043      	b.n	8004514 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	015a      	lsls	r2, r3, #5
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4413      	add	r3, r2
 8004494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800449e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044a2:	d118      	bne.n	80044d6 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10a      	bne.n	80044c0 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044b6:	461a      	mov	r2, r3
 80044b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	e013      	b.n	80044e8 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044cc:	461a      	mov	r2, r3
 80044ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	e008      	b.n	80044e8 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044e2:	461a      	mov	r2, r3
 80044e4:	2300      	movs	r3, #0
 80044e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f4:	461a      	mov	r2, r3
 80044f6:	2300      	movs	r3, #0
 80044f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	015a      	lsls	r2, r3, #5
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004506:	461a      	mov	r2, r3
 8004508:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800450c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	3301      	adds	r3, #1
 8004512:	613b      	str	r3, [r7, #16]
 8004514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	429a      	cmp	r2, r3
 800451a:	d3b7      	bcc.n	800448c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800452a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800452e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800453c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800453e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004540:	2b00      	cmp	r3, #0
 8004542:	d105      	bne.n	8004550 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	f043 0210 	orr.w	r2, r3, #16
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699a      	ldr	r2, [r3, #24]
 8004554:	4b0e      	ldr	r3, [pc, #56]	; (8004590 <USB_DevInit+0x2d4>)
 8004556:	4313      	orrs	r3, r2
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800455c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800455e:	2b00      	cmp	r3, #0
 8004560:	d005      	beq.n	800456e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f043 0208 	orr.w	r2, r3, #8
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800456e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004570:	2b01      	cmp	r3, #1
 8004572:	d105      	bne.n	8004580 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699a      	ldr	r2, [r3, #24]
 8004578:	4b06      	ldr	r3, [pc, #24]	; (8004594 <USB_DevInit+0x2d8>)
 800457a:	4313      	orrs	r3, r2
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004580:	7dfb      	ldrb	r3, [r7, #23]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800458c:	b004      	add	sp, #16
 800458e:	4770      	bx	lr
 8004590:	803c3800 	.word	0x803c3800
 8004594:	40000004 	.word	0x40000004

08004598 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	019b      	lsls	r3, r3, #6
 80045aa:	f043 0220 	orr.w	r2, r3, #32
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	3301      	adds	r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a09      	ldr	r2, [pc, #36]	; (80045e0 <USB_FlushTxFifo+0x48>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d901      	bls.n	80045c4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e006      	b.n	80045d2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	f003 0320 	and.w	r3, r3, #32
 80045cc:	2b20      	cmp	r3, #32
 80045ce:	d0f0      	beq.n	80045b2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	00030d40 	.word	0x00030d40

080045e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2210      	movs	r2, #16
 80045f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3301      	adds	r3, #1
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4a09      	ldr	r2, [pc, #36]	; (8004624 <USB_FlushRxFifo+0x40>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d901      	bls.n	8004608 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e006      	b.n	8004616 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b10      	cmp	r3, #16
 8004612:	d0f0      	beq.n	80045f6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3714      	adds	r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	00030d40 	.word	0x00030d40

08004628 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	68f9      	ldr	r1, [r7, #12]
 8004644:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004648:	4313      	orrs	r3, r2
 800464a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800465a:	b480      	push	{r7}
 800465c:	b085      	sub	sp, #20
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004674:	f023 0303 	bic.w	r3, r3, #3
 8004678:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004688:	f043 0302 	orr.w	r3, r3, #2
 800468c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4a13      	ldr	r2, [pc, #76]	; (8004700 <USB_CoreReset+0x64>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d901      	bls.n	80046ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e01b      	b.n	80046f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	daf2      	bge.n	80046a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	f043 0201 	orr.w	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	3301      	adds	r3, #1
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4a09      	ldr	r2, [pc, #36]	; (8004700 <USB_CoreReset+0x64>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e006      	b.n	80046f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d0f0      	beq.n	80046d2 <USB_CoreReset+0x36>

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	00030d40 	.word	0x00030d40

08004704 <__errno>:
 8004704:	4b01      	ldr	r3, [pc, #4]	; (800470c <__errno+0x8>)
 8004706:	6818      	ldr	r0, [r3, #0]
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	2000000c 	.word	0x2000000c

08004710 <__libc_init_array>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	4d0d      	ldr	r5, [pc, #52]	; (8004748 <__libc_init_array+0x38>)
 8004714:	4c0d      	ldr	r4, [pc, #52]	; (800474c <__libc_init_array+0x3c>)
 8004716:	1b64      	subs	r4, r4, r5
 8004718:	10a4      	asrs	r4, r4, #2
 800471a:	2600      	movs	r6, #0
 800471c:	42a6      	cmp	r6, r4
 800471e:	d109      	bne.n	8004734 <__libc_init_array+0x24>
 8004720:	4d0b      	ldr	r5, [pc, #44]	; (8004750 <__libc_init_array+0x40>)
 8004722:	4c0c      	ldr	r4, [pc, #48]	; (8004754 <__libc_init_array+0x44>)
 8004724:	f000 ffec 	bl	8005700 <_init>
 8004728:	1b64      	subs	r4, r4, r5
 800472a:	10a4      	asrs	r4, r4, #2
 800472c:	2600      	movs	r6, #0
 800472e:	42a6      	cmp	r6, r4
 8004730:	d105      	bne.n	800473e <__libc_init_array+0x2e>
 8004732:	bd70      	pop	{r4, r5, r6, pc}
 8004734:	f855 3b04 	ldr.w	r3, [r5], #4
 8004738:	4798      	blx	r3
 800473a:	3601      	adds	r6, #1
 800473c:	e7ee      	b.n	800471c <__libc_init_array+0xc>
 800473e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004742:	4798      	blx	r3
 8004744:	3601      	adds	r6, #1
 8004746:	e7f2      	b.n	800472e <__libc_init_array+0x1e>
 8004748:	08005b08 	.word	0x08005b08
 800474c:	08005b08 	.word	0x08005b08
 8004750:	08005b08 	.word	0x08005b08
 8004754:	08005b0c 	.word	0x08005b0c

08004758 <memset>:
 8004758:	4402      	add	r2, r0
 800475a:	4603      	mov	r3, r0
 800475c:	4293      	cmp	r3, r2
 800475e:	d100      	bne.n	8004762 <memset+0xa>
 8004760:	4770      	bx	lr
 8004762:	f803 1b01 	strb.w	r1, [r3], #1
 8004766:	e7f9      	b.n	800475c <memset+0x4>

08004768 <iprintf>:
 8004768:	b40f      	push	{r0, r1, r2, r3}
 800476a:	4b0a      	ldr	r3, [pc, #40]	; (8004794 <iprintf+0x2c>)
 800476c:	b513      	push	{r0, r1, r4, lr}
 800476e:	681c      	ldr	r4, [r3, #0]
 8004770:	b124      	cbz	r4, 800477c <iprintf+0x14>
 8004772:	69a3      	ldr	r3, [r4, #24]
 8004774:	b913      	cbnz	r3, 800477c <iprintf+0x14>
 8004776:	4620      	mov	r0, r4
 8004778:	f000 fa5e 	bl	8004c38 <__sinit>
 800477c:	ab05      	add	r3, sp, #20
 800477e:	9a04      	ldr	r2, [sp, #16]
 8004780:	68a1      	ldr	r1, [r4, #8]
 8004782:	9301      	str	r3, [sp, #4]
 8004784:	4620      	mov	r0, r4
 8004786:	f000 fc2f 	bl	8004fe8 <_vfiprintf_r>
 800478a:	b002      	add	sp, #8
 800478c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004790:	b004      	add	sp, #16
 8004792:	4770      	bx	lr
 8004794:	2000000c 	.word	0x2000000c

08004798 <_puts_r>:
 8004798:	b570      	push	{r4, r5, r6, lr}
 800479a:	460e      	mov	r6, r1
 800479c:	4605      	mov	r5, r0
 800479e:	b118      	cbz	r0, 80047a8 <_puts_r+0x10>
 80047a0:	6983      	ldr	r3, [r0, #24]
 80047a2:	b90b      	cbnz	r3, 80047a8 <_puts_r+0x10>
 80047a4:	f000 fa48 	bl	8004c38 <__sinit>
 80047a8:	69ab      	ldr	r3, [r5, #24]
 80047aa:	68ac      	ldr	r4, [r5, #8]
 80047ac:	b913      	cbnz	r3, 80047b4 <_puts_r+0x1c>
 80047ae:	4628      	mov	r0, r5
 80047b0:	f000 fa42 	bl	8004c38 <__sinit>
 80047b4:	4b2c      	ldr	r3, [pc, #176]	; (8004868 <_puts_r+0xd0>)
 80047b6:	429c      	cmp	r4, r3
 80047b8:	d120      	bne.n	80047fc <_puts_r+0x64>
 80047ba:	686c      	ldr	r4, [r5, #4]
 80047bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047be:	07db      	lsls	r3, r3, #31
 80047c0:	d405      	bmi.n	80047ce <_puts_r+0x36>
 80047c2:	89a3      	ldrh	r3, [r4, #12]
 80047c4:	0598      	lsls	r0, r3, #22
 80047c6:	d402      	bmi.n	80047ce <_puts_r+0x36>
 80047c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ca:	f000 fad3 	bl	8004d74 <__retarget_lock_acquire_recursive>
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	0719      	lsls	r1, r3, #28
 80047d2:	d51d      	bpl.n	8004810 <_puts_r+0x78>
 80047d4:	6923      	ldr	r3, [r4, #16]
 80047d6:	b1db      	cbz	r3, 8004810 <_puts_r+0x78>
 80047d8:	3e01      	subs	r6, #1
 80047da:	68a3      	ldr	r3, [r4, #8]
 80047dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80047e0:	3b01      	subs	r3, #1
 80047e2:	60a3      	str	r3, [r4, #8]
 80047e4:	bb39      	cbnz	r1, 8004836 <_puts_r+0x9e>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	da38      	bge.n	800485c <_puts_r+0xc4>
 80047ea:	4622      	mov	r2, r4
 80047ec:	210a      	movs	r1, #10
 80047ee:	4628      	mov	r0, r5
 80047f0:	f000 f848 	bl	8004884 <__swbuf_r>
 80047f4:	3001      	adds	r0, #1
 80047f6:	d011      	beq.n	800481c <_puts_r+0x84>
 80047f8:	250a      	movs	r5, #10
 80047fa:	e011      	b.n	8004820 <_puts_r+0x88>
 80047fc:	4b1b      	ldr	r3, [pc, #108]	; (800486c <_puts_r+0xd4>)
 80047fe:	429c      	cmp	r4, r3
 8004800:	d101      	bne.n	8004806 <_puts_r+0x6e>
 8004802:	68ac      	ldr	r4, [r5, #8]
 8004804:	e7da      	b.n	80047bc <_puts_r+0x24>
 8004806:	4b1a      	ldr	r3, [pc, #104]	; (8004870 <_puts_r+0xd8>)
 8004808:	429c      	cmp	r4, r3
 800480a:	bf08      	it	eq
 800480c:	68ec      	ldreq	r4, [r5, #12]
 800480e:	e7d5      	b.n	80047bc <_puts_r+0x24>
 8004810:	4621      	mov	r1, r4
 8004812:	4628      	mov	r0, r5
 8004814:	f000 f888 	bl	8004928 <__swsetup_r>
 8004818:	2800      	cmp	r0, #0
 800481a:	d0dd      	beq.n	80047d8 <_puts_r+0x40>
 800481c:	f04f 35ff 	mov.w	r5, #4294967295
 8004820:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004822:	07da      	lsls	r2, r3, #31
 8004824:	d405      	bmi.n	8004832 <_puts_r+0x9a>
 8004826:	89a3      	ldrh	r3, [r4, #12]
 8004828:	059b      	lsls	r3, r3, #22
 800482a:	d402      	bmi.n	8004832 <_puts_r+0x9a>
 800482c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800482e:	f000 faa2 	bl	8004d76 <__retarget_lock_release_recursive>
 8004832:	4628      	mov	r0, r5
 8004834:	bd70      	pop	{r4, r5, r6, pc}
 8004836:	2b00      	cmp	r3, #0
 8004838:	da04      	bge.n	8004844 <_puts_r+0xac>
 800483a:	69a2      	ldr	r2, [r4, #24]
 800483c:	429a      	cmp	r2, r3
 800483e:	dc06      	bgt.n	800484e <_puts_r+0xb6>
 8004840:	290a      	cmp	r1, #10
 8004842:	d004      	beq.n	800484e <_puts_r+0xb6>
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	6022      	str	r2, [r4, #0]
 800484a:	7019      	strb	r1, [r3, #0]
 800484c:	e7c5      	b.n	80047da <_puts_r+0x42>
 800484e:	4622      	mov	r2, r4
 8004850:	4628      	mov	r0, r5
 8004852:	f000 f817 	bl	8004884 <__swbuf_r>
 8004856:	3001      	adds	r0, #1
 8004858:	d1bf      	bne.n	80047da <_puts_r+0x42>
 800485a:	e7df      	b.n	800481c <_puts_r+0x84>
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	250a      	movs	r5, #10
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	6022      	str	r2, [r4, #0]
 8004864:	701d      	strb	r5, [r3, #0]
 8004866:	e7db      	b.n	8004820 <_puts_r+0x88>
 8004868:	08005a8c 	.word	0x08005a8c
 800486c:	08005aac 	.word	0x08005aac
 8004870:	08005a6c 	.word	0x08005a6c

08004874 <puts>:
 8004874:	4b02      	ldr	r3, [pc, #8]	; (8004880 <puts+0xc>)
 8004876:	4601      	mov	r1, r0
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	f7ff bf8d 	b.w	8004798 <_puts_r>
 800487e:	bf00      	nop
 8004880:	2000000c 	.word	0x2000000c

08004884 <__swbuf_r>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	460e      	mov	r6, r1
 8004888:	4614      	mov	r4, r2
 800488a:	4605      	mov	r5, r0
 800488c:	b118      	cbz	r0, 8004896 <__swbuf_r+0x12>
 800488e:	6983      	ldr	r3, [r0, #24]
 8004890:	b90b      	cbnz	r3, 8004896 <__swbuf_r+0x12>
 8004892:	f000 f9d1 	bl	8004c38 <__sinit>
 8004896:	4b21      	ldr	r3, [pc, #132]	; (800491c <__swbuf_r+0x98>)
 8004898:	429c      	cmp	r4, r3
 800489a:	d12b      	bne.n	80048f4 <__swbuf_r+0x70>
 800489c:	686c      	ldr	r4, [r5, #4]
 800489e:	69a3      	ldr	r3, [r4, #24]
 80048a0:	60a3      	str	r3, [r4, #8]
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	071a      	lsls	r2, r3, #28
 80048a6:	d52f      	bpl.n	8004908 <__swbuf_r+0x84>
 80048a8:	6923      	ldr	r3, [r4, #16]
 80048aa:	b36b      	cbz	r3, 8004908 <__swbuf_r+0x84>
 80048ac:	6923      	ldr	r3, [r4, #16]
 80048ae:	6820      	ldr	r0, [r4, #0]
 80048b0:	1ac0      	subs	r0, r0, r3
 80048b2:	6963      	ldr	r3, [r4, #20]
 80048b4:	b2f6      	uxtb	r6, r6
 80048b6:	4283      	cmp	r3, r0
 80048b8:	4637      	mov	r7, r6
 80048ba:	dc04      	bgt.n	80048c6 <__swbuf_r+0x42>
 80048bc:	4621      	mov	r1, r4
 80048be:	4628      	mov	r0, r5
 80048c0:	f000 f926 	bl	8004b10 <_fflush_r>
 80048c4:	bb30      	cbnz	r0, 8004914 <__swbuf_r+0x90>
 80048c6:	68a3      	ldr	r3, [r4, #8]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	60a3      	str	r3, [r4, #8]
 80048cc:	6823      	ldr	r3, [r4, #0]
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	6022      	str	r2, [r4, #0]
 80048d2:	701e      	strb	r6, [r3, #0]
 80048d4:	6963      	ldr	r3, [r4, #20]
 80048d6:	3001      	adds	r0, #1
 80048d8:	4283      	cmp	r3, r0
 80048da:	d004      	beq.n	80048e6 <__swbuf_r+0x62>
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	07db      	lsls	r3, r3, #31
 80048e0:	d506      	bpl.n	80048f0 <__swbuf_r+0x6c>
 80048e2:	2e0a      	cmp	r6, #10
 80048e4:	d104      	bne.n	80048f0 <__swbuf_r+0x6c>
 80048e6:	4621      	mov	r1, r4
 80048e8:	4628      	mov	r0, r5
 80048ea:	f000 f911 	bl	8004b10 <_fflush_r>
 80048ee:	b988      	cbnz	r0, 8004914 <__swbuf_r+0x90>
 80048f0:	4638      	mov	r0, r7
 80048f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048f4:	4b0a      	ldr	r3, [pc, #40]	; (8004920 <__swbuf_r+0x9c>)
 80048f6:	429c      	cmp	r4, r3
 80048f8:	d101      	bne.n	80048fe <__swbuf_r+0x7a>
 80048fa:	68ac      	ldr	r4, [r5, #8]
 80048fc:	e7cf      	b.n	800489e <__swbuf_r+0x1a>
 80048fe:	4b09      	ldr	r3, [pc, #36]	; (8004924 <__swbuf_r+0xa0>)
 8004900:	429c      	cmp	r4, r3
 8004902:	bf08      	it	eq
 8004904:	68ec      	ldreq	r4, [r5, #12]
 8004906:	e7ca      	b.n	800489e <__swbuf_r+0x1a>
 8004908:	4621      	mov	r1, r4
 800490a:	4628      	mov	r0, r5
 800490c:	f000 f80c 	bl	8004928 <__swsetup_r>
 8004910:	2800      	cmp	r0, #0
 8004912:	d0cb      	beq.n	80048ac <__swbuf_r+0x28>
 8004914:	f04f 37ff 	mov.w	r7, #4294967295
 8004918:	e7ea      	b.n	80048f0 <__swbuf_r+0x6c>
 800491a:	bf00      	nop
 800491c:	08005a8c 	.word	0x08005a8c
 8004920:	08005aac 	.word	0x08005aac
 8004924:	08005a6c 	.word	0x08005a6c

08004928 <__swsetup_r>:
 8004928:	4b32      	ldr	r3, [pc, #200]	; (80049f4 <__swsetup_r+0xcc>)
 800492a:	b570      	push	{r4, r5, r6, lr}
 800492c:	681d      	ldr	r5, [r3, #0]
 800492e:	4606      	mov	r6, r0
 8004930:	460c      	mov	r4, r1
 8004932:	b125      	cbz	r5, 800493e <__swsetup_r+0x16>
 8004934:	69ab      	ldr	r3, [r5, #24]
 8004936:	b913      	cbnz	r3, 800493e <__swsetup_r+0x16>
 8004938:	4628      	mov	r0, r5
 800493a:	f000 f97d 	bl	8004c38 <__sinit>
 800493e:	4b2e      	ldr	r3, [pc, #184]	; (80049f8 <__swsetup_r+0xd0>)
 8004940:	429c      	cmp	r4, r3
 8004942:	d10f      	bne.n	8004964 <__swsetup_r+0x3c>
 8004944:	686c      	ldr	r4, [r5, #4]
 8004946:	89a3      	ldrh	r3, [r4, #12]
 8004948:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800494c:	0719      	lsls	r1, r3, #28
 800494e:	d42c      	bmi.n	80049aa <__swsetup_r+0x82>
 8004950:	06dd      	lsls	r5, r3, #27
 8004952:	d411      	bmi.n	8004978 <__swsetup_r+0x50>
 8004954:	2309      	movs	r3, #9
 8004956:	6033      	str	r3, [r6, #0]
 8004958:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800495c:	81a3      	strh	r3, [r4, #12]
 800495e:	f04f 30ff 	mov.w	r0, #4294967295
 8004962:	e03e      	b.n	80049e2 <__swsetup_r+0xba>
 8004964:	4b25      	ldr	r3, [pc, #148]	; (80049fc <__swsetup_r+0xd4>)
 8004966:	429c      	cmp	r4, r3
 8004968:	d101      	bne.n	800496e <__swsetup_r+0x46>
 800496a:	68ac      	ldr	r4, [r5, #8]
 800496c:	e7eb      	b.n	8004946 <__swsetup_r+0x1e>
 800496e:	4b24      	ldr	r3, [pc, #144]	; (8004a00 <__swsetup_r+0xd8>)
 8004970:	429c      	cmp	r4, r3
 8004972:	bf08      	it	eq
 8004974:	68ec      	ldreq	r4, [r5, #12]
 8004976:	e7e6      	b.n	8004946 <__swsetup_r+0x1e>
 8004978:	0758      	lsls	r0, r3, #29
 800497a:	d512      	bpl.n	80049a2 <__swsetup_r+0x7a>
 800497c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800497e:	b141      	cbz	r1, 8004992 <__swsetup_r+0x6a>
 8004980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004984:	4299      	cmp	r1, r3
 8004986:	d002      	beq.n	800498e <__swsetup_r+0x66>
 8004988:	4630      	mov	r0, r6
 800498a:	f000 fa59 	bl	8004e40 <_free_r>
 800498e:	2300      	movs	r3, #0
 8004990:	6363      	str	r3, [r4, #52]	; 0x34
 8004992:	89a3      	ldrh	r3, [r4, #12]
 8004994:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004998:	81a3      	strh	r3, [r4, #12]
 800499a:	2300      	movs	r3, #0
 800499c:	6063      	str	r3, [r4, #4]
 800499e:	6923      	ldr	r3, [r4, #16]
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f043 0308 	orr.w	r3, r3, #8
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	b94b      	cbnz	r3, 80049c2 <__swsetup_r+0x9a>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049b8:	d003      	beq.n	80049c2 <__swsetup_r+0x9a>
 80049ba:	4621      	mov	r1, r4
 80049bc:	4630      	mov	r0, r6
 80049be:	f000 f9ff 	bl	8004dc0 <__smakebuf_r>
 80049c2:	89a0      	ldrh	r0, [r4, #12]
 80049c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80049c8:	f010 0301 	ands.w	r3, r0, #1
 80049cc:	d00a      	beq.n	80049e4 <__swsetup_r+0xbc>
 80049ce:	2300      	movs	r3, #0
 80049d0:	60a3      	str	r3, [r4, #8]
 80049d2:	6963      	ldr	r3, [r4, #20]
 80049d4:	425b      	negs	r3, r3
 80049d6:	61a3      	str	r3, [r4, #24]
 80049d8:	6923      	ldr	r3, [r4, #16]
 80049da:	b943      	cbnz	r3, 80049ee <__swsetup_r+0xc6>
 80049dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80049e0:	d1ba      	bne.n	8004958 <__swsetup_r+0x30>
 80049e2:	bd70      	pop	{r4, r5, r6, pc}
 80049e4:	0781      	lsls	r1, r0, #30
 80049e6:	bf58      	it	pl
 80049e8:	6963      	ldrpl	r3, [r4, #20]
 80049ea:	60a3      	str	r3, [r4, #8]
 80049ec:	e7f4      	b.n	80049d8 <__swsetup_r+0xb0>
 80049ee:	2000      	movs	r0, #0
 80049f0:	e7f7      	b.n	80049e2 <__swsetup_r+0xba>
 80049f2:	bf00      	nop
 80049f4:	2000000c 	.word	0x2000000c
 80049f8:	08005a8c 	.word	0x08005a8c
 80049fc:	08005aac 	.word	0x08005aac
 8004a00:	08005a6c 	.word	0x08005a6c

08004a04 <__sflush_r>:
 8004a04:	898a      	ldrh	r2, [r1, #12]
 8004a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a0a:	4605      	mov	r5, r0
 8004a0c:	0710      	lsls	r0, r2, #28
 8004a0e:	460c      	mov	r4, r1
 8004a10:	d458      	bmi.n	8004ac4 <__sflush_r+0xc0>
 8004a12:	684b      	ldr	r3, [r1, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	dc05      	bgt.n	8004a24 <__sflush_r+0x20>
 8004a18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	dc02      	bgt.n	8004a24 <__sflush_r+0x20>
 8004a1e:	2000      	movs	r0, #0
 8004a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a26:	2e00      	cmp	r6, #0
 8004a28:	d0f9      	beq.n	8004a1e <__sflush_r+0x1a>
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a30:	682f      	ldr	r7, [r5, #0]
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	d032      	beq.n	8004a9c <__sflush_r+0x98>
 8004a36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a38:	89a3      	ldrh	r3, [r4, #12]
 8004a3a:	075a      	lsls	r2, r3, #29
 8004a3c:	d505      	bpl.n	8004a4a <__sflush_r+0x46>
 8004a3e:	6863      	ldr	r3, [r4, #4]
 8004a40:	1ac0      	subs	r0, r0, r3
 8004a42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a44:	b10b      	cbz	r3, 8004a4a <__sflush_r+0x46>
 8004a46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a48:	1ac0      	subs	r0, r0, r3
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a50:	6a21      	ldr	r1, [r4, #32]
 8004a52:	4628      	mov	r0, r5
 8004a54:	47b0      	blx	r6
 8004a56:	1c43      	adds	r3, r0, #1
 8004a58:	89a3      	ldrh	r3, [r4, #12]
 8004a5a:	d106      	bne.n	8004a6a <__sflush_r+0x66>
 8004a5c:	6829      	ldr	r1, [r5, #0]
 8004a5e:	291d      	cmp	r1, #29
 8004a60:	d82c      	bhi.n	8004abc <__sflush_r+0xb8>
 8004a62:	4a2a      	ldr	r2, [pc, #168]	; (8004b0c <__sflush_r+0x108>)
 8004a64:	40ca      	lsrs	r2, r1
 8004a66:	07d6      	lsls	r6, r2, #31
 8004a68:	d528      	bpl.n	8004abc <__sflush_r+0xb8>
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	6062      	str	r2, [r4, #4]
 8004a6e:	04d9      	lsls	r1, r3, #19
 8004a70:	6922      	ldr	r2, [r4, #16]
 8004a72:	6022      	str	r2, [r4, #0]
 8004a74:	d504      	bpl.n	8004a80 <__sflush_r+0x7c>
 8004a76:	1c42      	adds	r2, r0, #1
 8004a78:	d101      	bne.n	8004a7e <__sflush_r+0x7a>
 8004a7a:	682b      	ldr	r3, [r5, #0]
 8004a7c:	b903      	cbnz	r3, 8004a80 <__sflush_r+0x7c>
 8004a7e:	6560      	str	r0, [r4, #84]	; 0x54
 8004a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a82:	602f      	str	r7, [r5, #0]
 8004a84:	2900      	cmp	r1, #0
 8004a86:	d0ca      	beq.n	8004a1e <__sflush_r+0x1a>
 8004a88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d002      	beq.n	8004a96 <__sflush_r+0x92>
 8004a90:	4628      	mov	r0, r5
 8004a92:	f000 f9d5 	bl	8004e40 <_free_r>
 8004a96:	2000      	movs	r0, #0
 8004a98:	6360      	str	r0, [r4, #52]	; 0x34
 8004a9a:	e7c1      	b.n	8004a20 <__sflush_r+0x1c>
 8004a9c:	6a21      	ldr	r1, [r4, #32]
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b0      	blx	r6
 8004aa4:	1c41      	adds	r1, r0, #1
 8004aa6:	d1c7      	bne.n	8004a38 <__sflush_r+0x34>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0c4      	beq.n	8004a38 <__sflush_r+0x34>
 8004aae:	2b1d      	cmp	r3, #29
 8004ab0:	d001      	beq.n	8004ab6 <__sflush_r+0xb2>
 8004ab2:	2b16      	cmp	r3, #22
 8004ab4:	d101      	bne.n	8004aba <__sflush_r+0xb6>
 8004ab6:	602f      	str	r7, [r5, #0]
 8004ab8:	e7b1      	b.n	8004a1e <__sflush_r+0x1a>
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ac0:	81a3      	strh	r3, [r4, #12]
 8004ac2:	e7ad      	b.n	8004a20 <__sflush_r+0x1c>
 8004ac4:	690f      	ldr	r7, [r1, #16]
 8004ac6:	2f00      	cmp	r7, #0
 8004ac8:	d0a9      	beq.n	8004a1e <__sflush_r+0x1a>
 8004aca:	0793      	lsls	r3, r2, #30
 8004acc:	680e      	ldr	r6, [r1, #0]
 8004ace:	bf08      	it	eq
 8004ad0:	694b      	ldreq	r3, [r1, #20]
 8004ad2:	600f      	str	r7, [r1, #0]
 8004ad4:	bf18      	it	ne
 8004ad6:	2300      	movne	r3, #0
 8004ad8:	eba6 0807 	sub.w	r8, r6, r7
 8004adc:	608b      	str	r3, [r1, #8]
 8004ade:	f1b8 0f00 	cmp.w	r8, #0
 8004ae2:	dd9c      	ble.n	8004a1e <__sflush_r+0x1a>
 8004ae4:	6a21      	ldr	r1, [r4, #32]
 8004ae6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004ae8:	4643      	mov	r3, r8
 8004aea:	463a      	mov	r2, r7
 8004aec:	4628      	mov	r0, r5
 8004aee:	47b0      	blx	r6
 8004af0:	2800      	cmp	r0, #0
 8004af2:	dc06      	bgt.n	8004b02 <__sflush_r+0xfe>
 8004af4:	89a3      	ldrh	r3, [r4, #12]
 8004af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004afa:	81a3      	strh	r3, [r4, #12]
 8004afc:	f04f 30ff 	mov.w	r0, #4294967295
 8004b00:	e78e      	b.n	8004a20 <__sflush_r+0x1c>
 8004b02:	4407      	add	r7, r0
 8004b04:	eba8 0800 	sub.w	r8, r8, r0
 8004b08:	e7e9      	b.n	8004ade <__sflush_r+0xda>
 8004b0a:	bf00      	nop
 8004b0c:	20400001 	.word	0x20400001

08004b10 <_fflush_r>:
 8004b10:	b538      	push	{r3, r4, r5, lr}
 8004b12:	690b      	ldr	r3, [r1, #16]
 8004b14:	4605      	mov	r5, r0
 8004b16:	460c      	mov	r4, r1
 8004b18:	b913      	cbnz	r3, 8004b20 <_fflush_r+0x10>
 8004b1a:	2500      	movs	r5, #0
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	bd38      	pop	{r3, r4, r5, pc}
 8004b20:	b118      	cbz	r0, 8004b2a <_fflush_r+0x1a>
 8004b22:	6983      	ldr	r3, [r0, #24]
 8004b24:	b90b      	cbnz	r3, 8004b2a <_fflush_r+0x1a>
 8004b26:	f000 f887 	bl	8004c38 <__sinit>
 8004b2a:	4b14      	ldr	r3, [pc, #80]	; (8004b7c <_fflush_r+0x6c>)
 8004b2c:	429c      	cmp	r4, r3
 8004b2e:	d11b      	bne.n	8004b68 <_fflush_r+0x58>
 8004b30:	686c      	ldr	r4, [r5, #4]
 8004b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0ef      	beq.n	8004b1a <_fflush_r+0xa>
 8004b3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b3c:	07d0      	lsls	r0, r2, #31
 8004b3e:	d404      	bmi.n	8004b4a <_fflush_r+0x3a>
 8004b40:	0599      	lsls	r1, r3, #22
 8004b42:	d402      	bmi.n	8004b4a <_fflush_r+0x3a>
 8004b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b46:	f000 f915 	bl	8004d74 <__retarget_lock_acquire_recursive>
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	f7ff ff59 	bl	8004a04 <__sflush_r>
 8004b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b54:	07da      	lsls	r2, r3, #31
 8004b56:	4605      	mov	r5, r0
 8004b58:	d4e0      	bmi.n	8004b1c <_fflush_r+0xc>
 8004b5a:	89a3      	ldrh	r3, [r4, #12]
 8004b5c:	059b      	lsls	r3, r3, #22
 8004b5e:	d4dd      	bmi.n	8004b1c <_fflush_r+0xc>
 8004b60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b62:	f000 f908 	bl	8004d76 <__retarget_lock_release_recursive>
 8004b66:	e7d9      	b.n	8004b1c <_fflush_r+0xc>
 8004b68:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <_fflush_r+0x70>)
 8004b6a:	429c      	cmp	r4, r3
 8004b6c:	d101      	bne.n	8004b72 <_fflush_r+0x62>
 8004b6e:	68ac      	ldr	r4, [r5, #8]
 8004b70:	e7df      	b.n	8004b32 <_fflush_r+0x22>
 8004b72:	4b04      	ldr	r3, [pc, #16]	; (8004b84 <_fflush_r+0x74>)
 8004b74:	429c      	cmp	r4, r3
 8004b76:	bf08      	it	eq
 8004b78:	68ec      	ldreq	r4, [r5, #12]
 8004b7a:	e7da      	b.n	8004b32 <_fflush_r+0x22>
 8004b7c:	08005a8c 	.word	0x08005a8c
 8004b80:	08005aac 	.word	0x08005aac
 8004b84:	08005a6c 	.word	0x08005a6c

08004b88 <std>:
 8004b88:	2300      	movs	r3, #0
 8004b8a:	b510      	push	{r4, lr}
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b96:	6083      	str	r3, [r0, #8]
 8004b98:	8181      	strh	r1, [r0, #12]
 8004b9a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b9c:	81c2      	strh	r2, [r0, #14]
 8004b9e:	6183      	str	r3, [r0, #24]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	305c      	adds	r0, #92	; 0x5c
 8004ba6:	f7ff fdd7 	bl	8004758 <memset>
 8004baa:	4b05      	ldr	r3, [pc, #20]	; (8004bc0 <std+0x38>)
 8004bac:	6263      	str	r3, [r4, #36]	; 0x24
 8004bae:	4b05      	ldr	r3, [pc, #20]	; (8004bc4 <std+0x3c>)
 8004bb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <std+0x40>)
 8004bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bb6:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <std+0x44>)
 8004bb8:	6224      	str	r4, [r4, #32]
 8004bba:	6323      	str	r3, [r4, #48]	; 0x30
 8004bbc:	bd10      	pop	{r4, pc}
 8004bbe:	bf00      	nop
 8004bc0:	08005591 	.word	0x08005591
 8004bc4:	080055b3 	.word	0x080055b3
 8004bc8:	080055eb 	.word	0x080055eb
 8004bcc:	0800560f 	.word	0x0800560f

08004bd0 <_cleanup_r>:
 8004bd0:	4901      	ldr	r1, [pc, #4]	; (8004bd8 <_cleanup_r+0x8>)
 8004bd2:	f000 b8af 	b.w	8004d34 <_fwalk_reent>
 8004bd6:	bf00      	nop
 8004bd8:	08004b11 	.word	0x08004b11

08004bdc <__sfmoreglue>:
 8004bdc:	b570      	push	{r4, r5, r6, lr}
 8004bde:	1e4a      	subs	r2, r1, #1
 8004be0:	2568      	movs	r5, #104	; 0x68
 8004be2:	4355      	muls	r5, r2
 8004be4:	460e      	mov	r6, r1
 8004be6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004bea:	f000 f979 	bl	8004ee0 <_malloc_r>
 8004bee:	4604      	mov	r4, r0
 8004bf0:	b140      	cbz	r0, 8004c04 <__sfmoreglue+0x28>
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	e9c0 1600 	strd	r1, r6, [r0]
 8004bf8:	300c      	adds	r0, #12
 8004bfa:	60a0      	str	r0, [r4, #8]
 8004bfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004c00:	f7ff fdaa 	bl	8004758 <memset>
 8004c04:	4620      	mov	r0, r4
 8004c06:	bd70      	pop	{r4, r5, r6, pc}

08004c08 <__sfp_lock_acquire>:
 8004c08:	4801      	ldr	r0, [pc, #4]	; (8004c10 <__sfp_lock_acquire+0x8>)
 8004c0a:	f000 b8b3 	b.w	8004d74 <__retarget_lock_acquire_recursive>
 8004c0e:	bf00      	nop
 8004c10:	200005d8 	.word	0x200005d8

08004c14 <__sfp_lock_release>:
 8004c14:	4801      	ldr	r0, [pc, #4]	; (8004c1c <__sfp_lock_release+0x8>)
 8004c16:	f000 b8ae 	b.w	8004d76 <__retarget_lock_release_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	200005d8 	.word	0x200005d8

08004c20 <__sinit_lock_acquire>:
 8004c20:	4801      	ldr	r0, [pc, #4]	; (8004c28 <__sinit_lock_acquire+0x8>)
 8004c22:	f000 b8a7 	b.w	8004d74 <__retarget_lock_acquire_recursive>
 8004c26:	bf00      	nop
 8004c28:	200005d3 	.word	0x200005d3

08004c2c <__sinit_lock_release>:
 8004c2c:	4801      	ldr	r0, [pc, #4]	; (8004c34 <__sinit_lock_release+0x8>)
 8004c2e:	f000 b8a2 	b.w	8004d76 <__retarget_lock_release_recursive>
 8004c32:	bf00      	nop
 8004c34:	200005d3 	.word	0x200005d3

08004c38 <__sinit>:
 8004c38:	b510      	push	{r4, lr}
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	f7ff fff0 	bl	8004c20 <__sinit_lock_acquire>
 8004c40:	69a3      	ldr	r3, [r4, #24]
 8004c42:	b11b      	cbz	r3, 8004c4c <__sinit+0x14>
 8004c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c48:	f7ff bff0 	b.w	8004c2c <__sinit_lock_release>
 8004c4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004c50:	6523      	str	r3, [r4, #80]	; 0x50
 8004c52:	4b13      	ldr	r3, [pc, #76]	; (8004ca0 <__sinit+0x68>)
 8004c54:	4a13      	ldr	r2, [pc, #76]	; (8004ca4 <__sinit+0x6c>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	62a2      	str	r2, [r4, #40]	; 0x28
 8004c5a:	42a3      	cmp	r3, r4
 8004c5c:	bf04      	itt	eq
 8004c5e:	2301      	moveq	r3, #1
 8004c60:	61a3      	streq	r3, [r4, #24]
 8004c62:	4620      	mov	r0, r4
 8004c64:	f000 f820 	bl	8004ca8 <__sfp>
 8004c68:	6060      	str	r0, [r4, #4]
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f000 f81c 	bl	8004ca8 <__sfp>
 8004c70:	60a0      	str	r0, [r4, #8]
 8004c72:	4620      	mov	r0, r4
 8004c74:	f000 f818 	bl	8004ca8 <__sfp>
 8004c78:	2200      	movs	r2, #0
 8004c7a:	60e0      	str	r0, [r4, #12]
 8004c7c:	2104      	movs	r1, #4
 8004c7e:	6860      	ldr	r0, [r4, #4]
 8004c80:	f7ff ff82 	bl	8004b88 <std>
 8004c84:	68a0      	ldr	r0, [r4, #8]
 8004c86:	2201      	movs	r2, #1
 8004c88:	2109      	movs	r1, #9
 8004c8a:	f7ff ff7d 	bl	8004b88 <std>
 8004c8e:	68e0      	ldr	r0, [r4, #12]
 8004c90:	2202      	movs	r2, #2
 8004c92:	2112      	movs	r1, #18
 8004c94:	f7ff ff78 	bl	8004b88 <std>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	61a3      	str	r3, [r4, #24]
 8004c9c:	e7d2      	b.n	8004c44 <__sinit+0xc>
 8004c9e:	bf00      	nop
 8004ca0:	08005a68 	.word	0x08005a68
 8004ca4:	08004bd1 	.word	0x08004bd1

08004ca8 <__sfp>:
 8004ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004caa:	4607      	mov	r7, r0
 8004cac:	f7ff ffac 	bl	8004c08 <__sfp_lock_acquire>
 8004cb0:	4b1e      	ldr	r3, [pc, #120]	; (8004d2c <__sfp+0x84>)
 8004cb2:	681e      	ldr	r6, [r3, #0]
 8004cb4:	69b3      	ldr	r3, [r6, #24]
 8004cb6:	b913      	cbnz	r3, 8004cbe <__sfp+0x16>
 8004cb8:	4630      	mov	r0, r6
 8004cba:	f7ff ffbd 	bl	8004c38 <__sinit>
 8004cbe:	3648      	adds	r6, #72	; 0x48
 8004cc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	d503      	bpl.n	8004cd0 <__sfp+0x28>
 8004cc8:	6833      	ldr	r3, [r6, #0]
 8004cca:	b30b      	cbz	r3, 8004d10 <__sfp+0x68>
 8004ccc:	6836      	ldr	r6, [r6, #0]
 8004cce:	e7f7      	b.n	8004cc0 <__sfp+0x18>
 8004cd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004cd4:	b9d5      	cbnz	r5, 8004d0c <__sfp+0x64>
 8004cd6:	4b16      	ldr	r3, [pc, #88]	; (8004d30 <__sfp+0x88>)
 8004cd8:	60e3      	str	r3, [r4, #12]
 8004cda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004cde:	6665      	str	r5, [r4, #100]	; 0x64
 8004ce0:	f000 f847 	bl	8004d72 <__retarget_lock_init_recursive>
 8004ce4:	f7ff ff96 	bl	8004c14 <__sfp_lock_release>
 8004ce8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004cec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004cf0:	6025      	str	r5, [r4, #0]
 8004cf2:	61a5      	str	r5, [r4, #24]
 8004cf4:	2208      	movs	r2, #8
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004cfc:	f7ff fd2c 	bl	8004758 <memset>
 8004d00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004d04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004d08:	4620      	mov	r0, r4
 8004d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d0c:	3468      	adds	r4, #104	; 0x68
 8004d0e:	e7d9      	b.n	8004cc4 <__sfp+0x1c>
 8004d10:	2104      	movs	r1, #4
 8004d12:	4638      	mov	r0, r7
 8004d14:	f7ff ff62 	bl	8004bdc <__sfmoreglue>
 8004d18:	4604      	mov	r4, r0
 8004d1a:	6030      	str	r0, [r6, #0]
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d1d5      	bne.n	8004ccc <__sfp+0x24>
 8004d20:	f7ff ff78 	bl	8004c14 <__sfp_lock_release>
 8004d24:	230c      	movs	r3, #12
 8004d26:	603b      	str	r3, [r7, #0]
 8004d28:	e7ee      	b.n	8004d08 <__sfp+0x60>
 8004d2a:	bf00      	nop
 8004d2c:	08005a68 	.word	0x08005a68
 8004d30:	ffff0001 	.word	0xffff0001

08004d34 <_fwalk_reent>:
 8004d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d38:	4606      	mov	r6, r0
 8004d3a:	4688      	mov	r8, r1
 8004d3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004d40:	2700      	movs	r7, #0
 8004d42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d46:	f1b9 0901 	subs.w	r9, r9, #1
 8004d4a:	d505      	bpl.n	8004d58 <_fwalk_reent+0x24>
 8004d4c:	6824      	ldr	r4, [r4, #0]
 8004d4e:	2c00      	cmp	r4, #0
 8004d50:	d1f7      	bne.n	8004d42 <_fwalk_reent+0xe>
 8004d52:	4638      	mov	r0, r7
 8004d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d58:	89ab      	ldrh	r3, [r5, #12]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d907      	bls.n	8004d6e <_fwalk_reent+0x3a>
 8004d5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d62:	3301      	adds	r3, #1
 8004d64:	d003      	beq.n	8004d6e <_fwalk_reent+0x3a>
 8004d66:	4629      	mov	r1, r5
 8004d68:	4630      	mov	r0, r6
 8004d6a:	47c0      	blx	r8
 8004d6c:	4307      	orrs	r7, r0
 8004d6e:	3568      	adds	r5, #104	; 0x68
 8004d70:	e7e9      	b.n	8004d46 <_fwalk_reent+0x12>

08004d72 <__retarget_lock_init_recursive>:
 8004d72:	4770      	bx	lr

08004d74 <__retarget_lock_acquire_recursive>:
 8004d74:	4770      	bx	lr

08004d76 <__retarget_lock_release_recursive>:
 8004d76:	4770      	bx	lr

08004d78 <__swhatbuf_r>:
 8004d78:	b570      	push	{r4, r5, r6, lr}
 8004d7a:	460e      	mov	r6, r1
 8004d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d80:	2900      	cmp	r1, #0
 8004d82:	b096      	sub	sp, #88	; 0x58
 8004d84:	4614      	mov	r4, r2
 8004d86:	461d      	mov	r5, r3
 8004d88:	da07      	bge.n	8004d9a <__swhatbuf_r+0x22>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	602b      	str	r3, [r5, #0]
 8004d8e:	89b3      	ldrh	r3, [r6, #12]
 8004d90:	061a      	lsls	r2, r3, #24
 8004d92:	d410      	bmi.n	8004db6 <__swhatbuf_r+0x3e>
 8004d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d98:	e00e      	b.n	8004db8 <__swhatbuf_r+0x40>
 8004d9a:	466a      	mov	r2, sp
 8004d9c:	f000 fc5e 	bl	800565c <_fstat_r>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	dbf2      	blt.n	8004d8a <__swhatbuf_r+0x12>
 8004da4:	9a01      	ldr	r2, [sp, #4]
 8004da6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004daa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004dae:	425a      	negs	r2, r3
 8004db0:	415a      	adcs	r2, r3
 8004db2:	602a      	str	r2, [r5, #0]
 8004db4:	e7ee      	b.n	8004d94 <__swhatbuf_r+0x1c>
 8004db6:	2340      	movs	r3, #64	; 0x40
 8004db8:	2000      	movs	r0, #0
 8004dba:	6023      	str	r3, [r4, #0]
 8004dbc:	b016      	add	sp, #88	; 0x58
 8004dbe:	bd70      	pop	{r4, r5, r6, pc}

08004dc0 <__smakebuf_r>:
 8004dc0:	898b      	ldrh	r3, [r1, #12]
 8004dc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004dc4:	079d      	lsls	r5, r3, #30
 8004dc6:	4606      	mov	r6, r0
 8004dc8:	460c      	mov	r4, r1
 8004dca:	d507      	bpl.n	8004ddc <__smakebuf_r+0x1c>
 8004dcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004dd0:	6023      	str	r3, [r4, #0]
 8004dd2:	6123      	str	r3, [r4, #16]
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	6163      	str	r3, [r4, #20]
 8004dd8:	b002      	add	sp, #8
 8004dda:	bd70      	pop	{r4, r5, r6, pc}
 8004ddc:	ab01      	add	r3, sp, #4
 8004dde:	466a      	mov	r2, sp
 8004de0:	f7ff ffca 	bl	8004d78 <__swhatbuf_r>
 8004de4:	9900      	ldr	r1, [sp, #0]
 8004de6:	4605      	mov	r5, r0
 8004de8:	4630      	mov	r0, r6
 8004dea:	f000 f879 	bl	8004ee0 <_malloc_r>
 8004dee:	b948      	cbnz	r0, 8004e04 <__smakebuf_r+0x44>
 8004df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004df4:	059a      	lsls	r2, r3, #22
 8004df6:	d4ef      	bmi.n	8004dd8 <__smakebuf_r+0x18>
 8004df8:	f023 0303 	bic.w	r3, r3, #3
 8004dfc:	f043 0302 	orr.w	r3, r3, #2
 8004e00:	81a3      	strh	r3, [r4, #12]
 8004e02:	e7e3      	b.n	8004dcc <__smakebuf_r+0xc>
 8004e04:	4b0d      	ldr	r3, [pc, #52]	; (8004e3c <__smakebuf_r+0x7c>)
 8004e06:	62b3      	str	r3, [r6, #40]	; 0x28
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	6020      	str	r0, [r4, #0]
 8004e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e10:	81a3      	strh	r3, [r4, #12]
 8004e12:	9b00      	ldr	r3, [sp, #0]
 8004e14:	6163      	str	r3, [r4, #20]
 8004e16:	9b01      	ldr	r3, [sp, #4]
 8004e18:	6120      	str	r0, [r4, #16]
 8004e1a:	b15b      	cbz	r3, 8004e34 <__smakebuf_r+0x74>
 8004e1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e20:	4630      	mov	r0, r6
 8004e22:	f000 fc2d 	bl	8005680 <_isatty_r>
 8004e26:	b128      	cbz	r0, 8004e34 <__smakebuf_r+0x74>
 8004e28:	89a3      	ldrh	r3, [r4, #12]
 8004e2a:	f023 0303 	bic.w	r3, r3, #3
 8004e2e:	f043 0301 	orr.w	r3, r3, #1
 8004e32:	81a3      	strh	r3, [r4, #12]
 8004e34:	89a0      	ldrh	r0, [r4, #12]
 8004e36:	4305      	orrs	r5, r0
 8004e38:	81a5      	strh	r5, [r4, #12]
 8004e3a:	e7cd      	b.n	8004dd8 <__smakebuf_r+0x18>
 8004e3c:	08004bd1 	.word	0x08004bd1

08004e40 <_free_r>:
 8004e40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e42:	2900      	cmp	r1, #0
 8004e44:	d048      	beq.n	8004ed8 <_free_r+0x98>
 8004e46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e4a:	9001      	str	r0, [sp, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f1a1 0404 	sub.w	r4, r1, #4
 8004e52:	bfb8      	it	lt
 8004e54:	18e4      	addlt	r4, r4, r3
 8004e56:	f000 fc35 	bl	80056c4 <__malloc_lock>
 8004e5a:	4a20      	ldr	r2, [pc, #128]	; (8004edc <_free_r+0x9c>)
 8004e5c:	9801      	ldr	r0, [sp, #4]
 8004e5e:	6813      	ldr	r3, [r2, #0]
 8004e60:	4615      	mov	r5, r2
 8004e62:	b933      	cbnz	r3, 8004e72 <_free_r+0x32>
 8004e64:	6063      	str	r3, [r4, #4]
 8004e66:	6014      	str	r4, [r2, #0]
 8004e68:	b003      	add	sp, #12
 8004e6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e6e:	f000 bc2f 	b.w	80056d0 <__malloc_unlock>
 8004e72:	42a3      	cmp	r3, r4
 8004e74:	d90b      	bls.n	8004e8e <_free_r+0x4e>
 8004e76:	6821      	ldr	r1, [r4, #0]
 8004e78:	1862      	adds	r2, r4, r1
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	bf04      	itt	eq
 8004e7e:	681a      	ldreq	r2, [r3, #0]
 8004e80:	685b      	ldreq	r3, [r3, #4]
 8004e82:	6063      	str	r3, [r4, #4]
 8004e84:	bf04      	itt	eq
 8004e86:	1852      	addeq	r2, r2, r1
 8004e88:	6022      	streq	r2, [r4, #0]
 8004e8a:	602c      	str	r4, [r5, #0]
 8004e8c:	e7ec      	b.n	8004e68 <_free_r+0x28>
 8004e8e:	461a      	mov	r2, r3
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	b10b      	cbz	r3, 8004e98 <_free_r+0x58>
 8004e94:	42a3      	cmp	r3, r4
 8004e96:	d9fa      	bls.n	8004e8e <_free_r+0x4e>
 8004e98:	6811      	ldr	r1, [r2, #0]
 8004e9a:	1855      	adds	r5, r2, r1
 8004e9c:	42a5      	cmp	r5, r4
 8004e9e:	d10b      	bne.n	8004eb8 <_free_r+0x78>
 8004ea0:	6824      	ldr	r4, [r4, #0]
 8004ea2:	4421      	add	r1, r4
 8004ea4:	1854      	adds	r4, r2, r1
 8004ea6:	42a3      	cmp	r3, r4
 8004ea8:	6011      	str	r1, [r2, #0]
 8004eaa:	d1dd      	bne.n	8004e68 <_free_r+0x28>
 8004eac:	681c      	ldr	r4, [r3, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	6053      	str	r3, [r2, #4]
 8004eb2:	4421      	add	r1, r4
 8004eb4:	6011      	str	r1, [r2, #0]
 8004eb6:	e7d7      	b.n	8004e68 <_free_r+0x28>
 8004eb8:	d902      	bls.n	8004ec0 <_free_r+0x80>
 8004eba:	230c      	movs	r3, #12
 8004ebc:	6003      	str	r3, [r0, #0]
 8004ebe:	e7d3      	b.n	8004e68 <_free_r+0x28>
 8004ec0:	6825      	ldr	r5, [r4, #0]
 8004ec2:	1961      	adds	r1, r4, r5
 8004ec4:	428b      	cmp	r3, r1
 8004ec6:	bf04      	itt	eq
 8004ec8:	6819      	ldreq	r1, [r3, #0]
 8004eca:	685b      	ldreq	r3, [r3, #4]
 8004ecc:	6063      	str	r3, [r4, #4]
 8004ece:	bf04      	itt	eq
 8004ed0:	1949      	addeq	r1, r1, r5
 8004ed2:	6021      	streq	r1, [r4, #0]
 8004ed4:	6054      	str	r4, [r2, #4]
 8004ed6:	e7c7      	b.n	8004e68 <_free_r+0x28>
 8004ed8:	b003      	add	sp, #12
 8004eda:	bd30      	pop	{r4, r5, pc}
 8004edc:	20000090 	.word	0x20000090

08004ee0 <_malloc_r>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	1ccd      	adds	r5, r1, #3
 8004ee4:	f025 0503 	bic.w	r5, r5, #3
 8004ee8:	3508      	adds	r5, #8
 8004eea:	2d0c      	cmp	r5, #12
 8004eec:	bf38      	it	cc
 8004eee:	250c      	movcc	r5, #12
 8004ef0:	2d00      	cmp	r5, #0
 8004ef2:	4606      	mov	r6, r0
 8004ef4:	db01      	blt.n	8004efa <_malloc_r+0x1a>
 8004ef6:	42a9      	cmp	r1, r5
 8004ef8:	d903      	bls.n	8004f02 <_malloc_r+0x22>
 8004efa:	230c      	movs	r3, #12
 8004efc:	6033      	str	r3, [r6, #0]
 8004efe:	2000      	movs	r0, #0
 8004f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f02:	f000 fbdf 	bl	80056c4 <__malloc_lock>
 8004f06:	4921      	ldr	r1, [pc, #132]	; (8004f8c <_malloc_r+0xac>)
 8004f08:	680a      	ldr	r2, [r1, #0]
 8004f0a:	4614      	mov	r4, r2
 8004f0c:	b99c      	cbnz	r4, 8004f36 <_malloc_r+0x56>
 8004f0e:	4f20      	ldr	r7, [pc, #128]	; (8004f90 <_malloc_r+0xb0>)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	b923      	cbnz	r3, 8004f1e <_malloc_r+0x3e>
 8004f14:	4621      	mov	r1, r4
 8004f16:	4630      	mov	r0, r6
 8004f18:	f000 fb2a 	bl	8005570 <_sbrk_r>
 8004f1c:	6038      	str	r0, [r7, #0]
 8004f1e:	4629      	mov	r1, r5
 8004f20:	4630      	mov	r0, r6
 8004f22:	f000 fb25 	bl	8005570 <_sbrk_r>
 8004f26:	1c43      	adds	r3, r0, #1
 8004f28:	d123      	bne.n	8004f72 <_malloc_r+0x92>
 8004f2a:	230c      	movs	r3, #12
 8004f2c:	6033      	str	r3, [r6, #0]
 8004f2e:	4630      	mov	r0, r6
 8004f30:	f000 fbce 	bl	80056d0 <__malloc_unlock>
 8004f34:	e7e3      	b.n	8004efe <_malloc_r+0x1e>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	1b5b      	subs	r3, r3, r5
 8004f3a:	d417      	bmi.n	8004f6c <_malloc_r+0x8c>
 8004f3c:	2b0b      	cmp	r3, #11
 8004f3e:	d903      	bls.n	8004f48 <_malloc_r+0x68>
 8004f40:	6023      	str	r3, [r4, #0]
 8004f42:	441c      	add	r4, r3
 8004f44:	6025      	str	r5, [r4, #0]
 8004f46:	e004      	b.n	8004f52 <_malloc_r+0x72>
 8004f48:	6863      	ldr	r3, [r4, #4]
 8004f4a:	42a2      	cmp	r2, r4
 8004f4c:	bf0c      	ite	eq
 8004f4e:	600b      	streq	r3, [r1, #0]
 8004f50:	6053      	strne	r3, [r2, #4]
 8004f52:	4630      	mov	r0, r6
 8004f54:	f000 fbbc 	bl	80056d0 <__malloc_unlock>
 8004f58:	f104 000b 	add.w	r0, r4, #11
 8004f5c:	1d23      	adds	r3, r4, #4
 8004f5e:	f020 0007 	bic.w	r0, r0, #7
 8004f62:	1ac2      	subs	r2, r0, r3
 8004f64:	d0cc      	beq.n	8004f00 <_malloc_r+0x20>
 8004f66:	1a1b      	subs	r3, r3, r0
 8004f68:	50a3      	str	r3, [r4, r2]
 8004f6a:	e7c9      	b.n	8004f00 <_malloc_r+0x20>
 8004f6c:	4622      	mov	r2, r4
 8004f6e:	6864      	ldr	r4, [r4, #4]
 8004f70:	e7cc      	b.n	8004f0c <_malloc_r+0x2c>
 8004f72:	1cc4      	adds	r4, r0, #3
 8004f74:	f024 0403 	bic.w	r4, r4, #3
 8004f78:	42a0      	cmp	r0, r4
 8004f7a:	d0e3      	beq.n	8004f44 <_malloc_r+0x64>
 8004f7c:	1a21      	subs	r1, r4, r0
 8004f7e:	4630      	mov	r0, r6
 8004f80:	f000 faf6 	bl	8005570 <_sbrk_r>
 8004f84:	3001      	adds	r0, #1
 8004f86:	d1dd      	bne.n	8004f44 <_malloc_r+0x64>
 8004f88:	e7cf      	b.n	8004f2a <_malloc_r+0x4a>
 8004f8a:	bf00      	nop
 8004f8c:	20000090 	.word	0x20000090
 8004f90:	20000094 	.word	0x20000094

08004f94 <__sfputc_r>:
 8004f94:	6893      	ldr	r3, [r2, #8]
 8004f96:	3b01      	subs	r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	b410      	push	{r4}
 8004f9c:	6093      	str	r3, [r2, #8]
 8004f9e:	da08      	bge.n	8004fb2 <__sfputc_r+0x1e>
 8004fa0:	6994      	ldr	r4, [r2, #24]
 8004fa2:	42a3      	cmp	r3, r4
 8004fa4:	db01      	blt.n	8004faa <__sfputc_r+0x16>
 8004fa6:	290a      	cmp	r1, #10
 8004fa8:	d103      	bne.n	8004fb2 <__sfputc_r+0x1e>
 8004faa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fae:	f7ff bc69 	b.w	8004884 <__swbuf_r>
 8004fb2:	6813      	ldr	r3, [r2, #0]
 8004fb4:	1c58      	adds	r0, r3, #1
 8004fb6:	6010      	str	r0, [r2, #0]
 8004fb8:	7019      	strb	r1, [r3, #0]
 8004fba:	4608      	mov	r0, r1
 8004fbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fc0:	4770      	bx	lr

08004fc2 <__sfputs_r>:
 8004fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc4:	4606      	mov	r6, r0
 8004fc6:	460f      	mov	r7, r1
 8004fc8:	4614      	mov	r4, r2
 8004fca:	18d5      	adds	r5, r2, r3
 8004fcc:	42ac      	cmp	r4, r5
 8004fce:	d101      	bne.n	8004fd4 <__sfputs_r+0x12>
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	e007      	b.n	8004fe4 <__sfputs_r+0x22>
 8004fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fd8:	463a      	mov	r2, r7
 8004fda:	4630      	mov	r0, r6
 8004fdc:	f7ff ffda 	bl	8004f94 <__sfputc_r>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d1f3      	bne.n	8004fcc <__sfputs_r+0xa>
 8004fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fe8 <_vfiprintf_r>:
 8004fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fec:	460d      	mov	r5, r1
 8004fee:	b09d      	sub	sp, #116	; 0x74
 8004ff0:	4614      	mov	r4, r2
 8004ff2:	4698      	mov	r8, r3
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	b118      	cbz	r0, 8005000 <_vfiprintf_r+0x18>
 8004ff8:	6983      	ldr	r3, [r0, #24]
 8004ffa:	b90b      	cbnz	r3, 8005000 <_vfiprintf_r+0x18>
 8004ffc:	f7ff fe1c 	bl	8004c38 <__sinit>
 8005000:	4b89      	ldr	r3, [pc, #548]	; (8005228 <_vfiprintf_r+0x240>)
 8005002:	429d      	cmp	r5, r3
 8005004:	d11b      	bne.n	800503e <_vfiprintf_r+0x56>
 8005006:	6875      	ldr	r5, [r6, #4]
 8005008:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800500a:	07d9      	lsls	r1, r3, #31
 800500c:	d405      	bmi.n	800501a <_vfiprintf_r+0x32>
 800500e:	89ab      	ldrh	r3, [r5, #12]
 8005010:	059a      	lsls	r2, r3, #22
 8005012:	d402      	bmi.n	800501a <_vfiprintf_r+0x32>
 8005014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005016:	f7ff fead 	bl	8004d74 <__retarget_lock_acquire_recursive>
 800501a:	89ab      	ldrh	r3, [r5, #12]
 800501c:	071b      	lsls	r3, r3, #28
 800501e:	d501      	bpl.n	8005024 <_vfiprintf_r+0x3c>
 8005020:	692b      	ldr	r3, [r5, #16]
 8005022:	b9eb      	cbnz	r3, 8005060 <_vfiprintf_r+0x78>
 8005024:	4629      	mov	r1, r5
 8005026:	4630      	mov	r0, r6
 8005028:	f7ff fc7e 	bl	8004928 <__swsetup_r>
 800502c:	b1c0      	cbz	r0, 8005060 <_vfiprintf_r+0x78>
 800502e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005030:	07dc      	lsls	r4, r3, #31
 8005032:	d50e      	bpl.n	8005052 <_vfiprintf_r+0x6a>
 8005034:	f04f 30ff 	mov.w	r0, #4294967295
 8005038:	b01d      	add	sp, #116	; 0x74
 800503a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503e:	4b7b      	ldr	r3, [pc, #492]	; (800522c <_vfiprintf_r+0x244>)
 8005040:	429d      	cmp	r5, r3
 8005042:	d101      	bne.n	8005048 <_vfiprintf_r+0x60>
 8005044:	68b5      	ldr	r5, [r6, #8]
 8005046:	e7df      	b.n	8005008 <_vfiprintf_r+0x20>
 8005048:	4b79      	ldr	r3, [pc, #484]	; (8005230 <_vfiprintf_r+0x248>)
 800504a:	429d      	cmp	r5, r3
 800504c:	bf08      	it	eq
 800504e:	68f5      	ldreq	r5, [r6, #12]
 8005050:	e7da      	b.n	8005008 <_vfiprintf_r+0x20>
 8005052:	89ab      	ldrh	r3, [r5, #12]
 8005054:	0598      	lsls	r0, r3, #22
 8005056:	d4ed      	bmi.n	8005034 <_vfiprintf_r+0x4c>
 8005058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800505a:	f7ff fe8c 	bl	8004d76 <__retarget_lock_release_recursive>
 800505e:	e7e9      	b.n	8005034 <_vfiprintf_r+0x4c>
 8005060:	2300      	movs	r3, #0
 8005062:	9309      	str	r3, [sp, #36]	; 0x24
 8005064:	2320      	movs	r3, #32
 8005066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800506a:	f8cd 800c 	str.w	r8, [sp, #12]
 800506e:	2330      	movs	r3, #48	; 0x30
 8005070:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005234 <_vfiprintf_r+0x24c>
 8005074:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005078:	f04f 0901 	mov.w	r9, #1
 800507c:	4623      	mov	r3, r4
 800507e:	469a      	mov	sl, r3
 8005080:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005084:	b10a      	cbz	r2, 800508a <_vfiprintf_r+0xa2>
 8005086:	2a25      	cmp	r2, #37	; 0x25
 8005088:	d1f9      	bne.n	800507e <_vfiprintf_r+0x96>
 800508a:	ebba 0b04 	subs.w	fp, sl, r4
 800508e:	d00b      	beq.n	80050a8 <_vfiprintf_r+0xc0>
 8005090:	465b      	mov	r3, fp
 8005092:	4622      	mov	r2, r4
 8005094:	4629      	mov	r1, r5
 8005096:	4630      	mov	r0, r6
 8005098:	f7ff ff93 	bl	8004fc2 <__sfputs_r>
 800509c:	3001      	adds	r0, #1
 800509e:	f000 80aa 	beq.w	80051f6 <_vfiprintf_r+0x20e>
 80050a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050a4:	445a      	add	r2, fp
 80050a6:	9209      	str	r2, [sp, #36]	; 0x24
 80050a8:	f89a 3000 	ldrb.w	r3, [sl]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f000 80a2 	beq.w	80051f6 <_vfiprintf_r+0x20e>
 80050b2:	2300      	movs	r3, #0
 80050b4:	f04f 32ff 	mov.w	r2, #4294967295
 80050b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050bc:	f10a 0a01 	add.w	sl, sl, #1
 80050c0:	9304      	str	r3, [sp, #16]
 80050c2:	9307      	str	r3, [sp, #28]
 80050c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050c8:	931a      	str	r3, [sp, #104]	; 0x68
 80050ca:	4654      	mov	r4, sl
 80050cc:	2205      	movs	r2, #5
 80050ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050d2:	4858      	ldr	r0, [pc, #352]	; (8005234 <_vfiprintf_r+0x24c>)
 80050d4:	f7fb f89c 	bl	8000210 <memchr>
 80050d8:	9a04      	ldr	r2, [sp, #16]
 80050da:	b9d8      	cbnz	r0, 8005114 <_vfiprintf_r+0x12c>
 80050dc:	06d1      	lsls	r1, r2, #27
 80050de:	bf44      	itt	mi
 80050e0:	2320      	movmi	r3, #32
 80050e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050e6:	0713      	lsls	r3, r2, #28
 80050e8:	bf44      	itt	mi
 80050ea:	232b      	movmi	r3, #43	; 0x2b
 80050ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050f0:	f89a 3000 	ldrb.w	r3, [sl]
 80050f4:	2b2a      	cmp	r3, #42	; 0x2a
 80050f6:	d015      	beq.n	8005124 <_vfiprintf_r+0x13c>
 80050f8:	9a07      	ldr	r2, [sp, #28]
 80050fa:	4654      	mov	r4, sl
 80050fc:	2000      	movs	r0, #0
 80050fe:	f04f 0c0a 	mov.w	ip, #10
 8005102:	4621      	mov	r1, r4
 8005104:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005108:	3b30      	subs	r3, #48	; 0x30
 800510a:	2b09      	cmp	r3, #9
 800510c:	d94e      	bls.n	80051ac <_vfiprintf_r+0x1c4>
 800510e:	b1b0      	cbz	r0, 800513e <_vfiprintf_r+0x156>
 8005110:	9207      	str	r2, [sp, #28]
 8005112:	e014      	b.n	800513e <_vfiprintf_r+0x156>
 8005114:	eba0 0308 	sub.w	r3, r0, r8
 8005118:	fa09 f303 	lsl.w	r3, r9, r3
 800511c:	4313      	orrs	r3, r2
 800511e:	9304      	str	r3, [sp, #16]
 8005120:	46a2      	mov	sl, r4
 8005122:	e7d2      	b.n	80050ca <_vfiprintf_r+0xe2>
 8005124:	9b03      	ldr	r3, [sp, #12]
 8005126:	1d19      	adds	r1, r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	9103      	str	r1, [sp, #12]
 800512c:	2b00      	cmp	r3, #0
 800512e:	bfbb      	ittet	lt
 8005130:	425b      	neglt	r3, r3
 8005132:	f042 0202 	orrlt.w	r2, r2, #2
 8005136:	9307      	strge	r3, [sp, #28]
 8005138:	9307      	strlt	r3, [sp, #28]
 800513a:	bfb8      	it	lt
 800513c:	9204      	strlt	r2, [sp, #16]
 800513e:	7823      	ldrb	r3, [r4, #0]
 8005140:	2b2e      	cmp	r3, #46	; 0x2e
 8005142:	d10c      	bne.n	800515e <_vfiprintf_r+0x176>
 8005144:	7863      	ldrb	r3, [r4, #1]
 8005146:	2b2a      	cmp	r3, #42	; 0x2a
 8005148:	d135      	bne.n	80051b6 <_vfiprintf_r+0x1ce>
 800514a:	9b03      	ldr	r3, [sp, #12]
 800514c:	1d1a      	adds	r2, r3, #4
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	9203      	str	r2, [sp, #12]
 8005152:	2b00      	cmp	r3, #0
 8005154:	bfb8      	it	lt
 8005156:	f04f 33ff 	movlt.w	r3, #4294967295
 800515a:	3402      	adds	r4, #2
 800515c:	9305      	str	r3, [sp, #20]
 800515e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005244 <_vfiprintf_r+0x25c>
 8005162:	7821      	ldrb	r1, [r4, #0]
 8005164:	2203      	movs	r2, #3
 8005166:	4650      	mov	r0, sl
 8005168:	f7fb f852 	bl	8000210 <memchr>
 800516c:	b140      	cbz	r0, 8005180 <_vfiprintf_r+0x198>
 800516e:	2340      	movs	r3, #64	; 0x40
 8005170:	eba0 000a 	sub.w	r0, r0, sl
 8005174:	fa03 f000 	lsl.w	r0, r3, r0
 8005178:	9b04      	ldr	r3, [sp, #16]
 800517a:	4303      	orrs	r3, r0
 800517c:	3401      	adds	r4, #1
 800517e:	9304      	str	r3, [sp, #16]
 8005180:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005184:	482c      	ldr	r0, [pc, #176]	; (8005238 <_vfiprintf_r+0x250>)
 8005186:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800518a:	2206      	movs	r2, #6
 800518c:	f7fb f840 	bl	8000210 <memchr>
 8005190:	2800      	cmp	r0, #0
 8005192:	d03f      	beq.n	8005214 <_vfiprintf_r+0x22c>
 8005194:	4b29      	ldr	r3, [pc, #164]	; (800523c <_vfiprintf_r+0x254>)
 8005196:	bb1b      	cbnz	r3, 80051e0 <_vfiprintf_r+0x1f8>
 8005198:	9b03      	ldr	r3, [sp, #12]
 800519a:	3307      	adds	r3, #7
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	3308      	adds	r3, #8
 80051a2:	9303      	str	r3, [sp, #12]
 80051a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a6:	443b      	add	r3, r7
 80051a8:	9309      	str	r3, [sp, #36]	; 0x24
 80051aa:	e767      	b.n	800507c <_vfiprintf_r+0x94>
 80051ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80051b0:	460c      	mov	r4, r1
 80051b2:	2001      	movs	r0, #1
 80051b4:	e7a5      	b.n	8005102 <_vfiprintf_r+0x11a>
 80051b6:	2300      	movs	r3, #0
 80051b8:	3401      	adds	r4, #1
 80051ba:	9305      	str	r3, [sp, #20]
 80051bc:	4619      	mov	r1, r3
 80051be:	f04f 0c0a 	mov.w	ip, #10
 80051c2:	4620      	mov	r0, r4
 80051c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051c8:	3a30      	subs	r2, #48	; 0x30
 80051ca:	2a09      	cmp	r2, #9
 80051cc:	d903      	bls.n	80051d6 <_vfiprintf_r+0x1ee>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0c5      	beq.n	800515e <_vfiprintf_r+0x176>
 80051d2:	9105      	str	r1, [sp, #20]
 80051d4:	e7c3      	b.n	800515e <_vfiprintf_r+0x176>
 80051d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80051da:	4604      	mov	r4, r0
 80051dc:	2301      	movs	r3, #1
 80051de:	e7f0      	b.n	80051c2 <_vfiprintf_r+0x1da>
 80051e0:	ab03      	add	r3, sp, #12
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	462a      	mov	r2, r5
 80051e6:	4b16      	ldr	r3, [pc, #88]	; (8005240 <_vfiprintf_r+0x258>)
 80051e8:	a904      	add	r1, sp, #16
 80051ea:	4630      	mov	r0, r6
 80051ec:	f3af 8000 	nop.w
 80051f0:	4607      	mov	r7, r0
 80051f2:	1c78      	adds	r0, r7, #1
 80051f4:	d1d6      	bne.n	80051a4 <_vfiprintf_r+0x1bc>
 80051f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051f8:	07d9      	lsls	r1, r3, #31
 80051fa:	d405      	bmi.n	8005208 <_vfiprintf_r+0x220>
 80051fc:	89ab      	ldrh	r3, [r5, #12]
 80051fe:	059a      	lsls	r2, r3, #22
 8005200:	d402      	bmi.n	8005208 <_vfiprintf_r+0x220>
 8005202:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005204:	f7ff fdb7 	bl	8004d76 <__retarget_lock_release_recursive>
 8005208:	89ab      	ldrh	r3, [r5, #12]
 800520a:	065b      	lsls	r3, r3, #25
 800520c:	f53f af12 	bmi.w	8005034 <_vfiprintf_r+0x4c>
 8005210:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005212:	e711      	b.n	8005038 <_vfiprintf_r+0x50>
 8005214:	ab03      	add	r3, sp, #12
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	462a      	mov	r2, r5
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <_vfiprintf_r+0x258>)
 800521c:	a904      	add	r1, sp, #16
 800521e:	4630      	mov	r0, r6
 8005220:	f000 f880 	bl	8005324 <_printf_i>
 8005224:	e7e4      	b.n	80051f0 <_vfiprintf_r+0x208>
 8005226:	bf00      	nop
 8005228:	08005a8c 	.word	0x08005a8c
 800522c:	08005aac 	.word	0x08005aac
 8005230:	08005a6c 	.word	0x08005a6c
 8005234:	08005acc 	.word	0x08005acc
 8005238:	08005ad6 	.word	0x08005ad6
 800523c:	00000000 	.word	0x00000000
 8005240:	08004fc3 	.word	0x08004fc3
 8005244:	08005ad2 	.word	0x08005ad2

08005248 <_printf_common>:
 8005248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800524c:	4616      	mov	r6, r2
 800524e:	4699      	mov	r9, r3
 8005250:	688a      	ldr	r2, [r1, #8]
 8005252:	690b      	ldr	r3, [r1, #16]
 8005254:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005258:	4293      	cmp	r3, r2
 800525a:	bfb8      	it	lt
 800525c:	4613      	movlt	r3, r2
 800525e:	6033      	str	r3, [r6, #0]
 8005260:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005264:	4607      	mov	r7, r0
 8005266:	460c      	mov	r4, r1
 8005268:	b10a      	cbz	r2, 800526e <_printf_common+0x26>
 800526a:	3301      	adds	r3, #1
 800526c:	6033      	str	r3, [r6, #0]
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	0699      	lsls	r1, r3, #26
 8005272:	bf42      	ittt	mi
 8005274:	6833      	ldrmi	r3, [r6, #0]
 8005276:	3302      	addmi	r3, #2
 8005278:	6033      	strmi	r3, [r6, #0]
 800527a:	6825      	ldr	r5, [r4, #0]
 800527c:	f015 0506 	ands.w	r5, r5, #6
 8005280:	d106      	bne.n	8005290 <_printf_common+0x48>
 8005282:	f104 0a19 	add.w	sl, r4, #25
 8005286:	68e3      	ldr	r3, [r4, #12]
 8005288:	6832      	ldr	r2, [r6, #0]
 800528a:	1a9b      	subs	r3, r3, r2
 800528c:	42ab      	cmp	r3, r5
 800528e:	dc26      	bgt.n	80052de <_printf_common+0x96>
 8005290:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005294:	1e13      	subs	r3, r2, #0
 8005296:	6822      	ldr	r2, [r4, #0]
 8005298:	bf18      	it	ne
 800529a:	2301      	movne	r3, #1
 800529c:	0692      	lsls	r2, r2, #26
 800529e:	d42b      	bmi.n	80052f8 <_printf_common+0xb0>
 80052a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052a4:	4649      	mov	r1, r9
 80052a6:	4638      	mov	r0, r7
 80052a8:	47c0      	blx	r8
 80052aa:	3001      	adds	r0, #1
 80052ac:	d01e      	beq.n	80052ec <_printf_common+0xa4>
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	68e5      	ldr	r5, [r4, #12]
 80052b2:	6832      	ldr	r2, [r6, #0]
 80052b4:	f003 0306 	and.w	r3, r3, #6
 80052b8:	2b04      	cmp	r3, #4
 80052ba:	bf08      	it	eq
 80052bc:	1aad      	subeq	r5, r5, r2
 80052be:	68a3      	ldr	r3, [r4, #8]
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	bf0c      	ite	eq
 80052c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052c8:	2500      	movne	r5, #0
 80052ca:	4293      	cmp	r3, r2
 80052cc:	bfc4      	itt	gt
 80052ce:	1a9b      	subgt	r3, r3, r2
 80052d0:	18ed      	addgt	r5, r5, r3
 80052d2:	2600      	movs	r6, #0
 80052d4:	341a      	adds	r4, #26
 80052d6:	42b5      	cmp	r5, r6
 80052d8:	d11a      	bne.n	8005310 <_printf_common+0xc8>
 80052da:	2000      	movs	r0, #0
 80052dc:	e008      	b.n	80052f0 <_printf_common+0xa8>
 80052de:	2301      	movs	r3, #1
 80052e0:	4652      	mov	r2, sl
 80052e2:	4649      	mov	r1, r9
 80052e4:	4638      	mov	r0, r7
 80052e6:	47c0      	blx	r8
 80052e8:	3001      	adds	r0, #1
 80052ea:	d103      	bne.n	80052f4 <_printf_common+0xac>
 80052ec:	f04f 30ff 	mov.w	r0, #4294967295
 80052f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052f4:	3501      	adds	r5, #1
 80052f6:	e7c6      	b.n	8005286 <_printf_common+0x3e>
 80052f8:	18e1      	adds	r1, r4, r3
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	2030      	movs	r0, #48	; 0x30
 80052fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005302:	4422      	add	r2, r4
 8005304:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005308:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800530c:	3302      	adds	r3, #2
 800530e:	e7c7      	b.n	80052a0 <_printf_common+0x58>
 8005310:	2301      	movs	r3, #1
 8005312:	4622      	mov	r2, r4
 8005314:	4649      	mov	r1, r9
 8005316:	4638      	mov	r0, r7
 8005318:	47c0      	blx	r8
 800531a:	3001      	adds	r0, #1
 800531c:	d0e6      	beq.n	80052ec <_printf_common+0xa4>
 800531e:	3601      	adds	r6, #1
 8005320:	e7d9      	b.n	80052d6 <_printf_common+0x8e>
	...

08005324 <_printf_i>:
 8005324:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005328:	460c      	mov	r4, r1
 800532a:	4691      	mov	r9, r2
 800532c:	7e27      	ldrb	r7, [r4, #24]
 800532e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005330:	2f78      	cmp	r7, #120	; 0x78
 8005332:	4680      	mov	r8, r0
 8005334:	469a      	mov	sl, r3
 8005336:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800533a:	d807      	bhi.n	800534c <_printf_i+0x28>
 800533c:	2f62      	cmp	r7, #98	; 0x62
 800533e:	d80a      	bhi.n	8005356 <_printf_i+0x32>
 8005340:	2f00      	cmp	r7, #0
 8005342:	f000 80d8 	beq.w	80054f6 <_printf_i+0x1d2>
 8005346:	2f58      	cmp	r7, #88	; 0x58
 8005348:	f000 80a3 	beq.w	8005492 <_printf_i+0x16e>
 800534c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005350:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005354:	e03a      	b.n	80053cc <_printf_i+0xa8>
 8005356:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800535a:	2b15      	cmp	r3, #21
 800535c:	d8f6      	bhi.n	800534c <_printf_i+0x28>
 800535e:	a001      	add	r0, pc, #4	; (adr r0, 8005364 <_printf_i+0x40>)
 8005360:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005364:	080053bd 	.word	0x080053bd
 8005368:	080053d1 	.word	0x080053d1
 800536c:	0800534d 	.word	0x0800534d
 8005370:	0800534d 	.word	0x0800534d
 8005374:	0800534d 	.word	0x0800534d
 8005378:	0800534d 	.word	0x0800534d
 800537c:	080053d1 	.word	0x080053d1
 8005380:	0800534d 	.word	0x0800534d
 8005384:	0800534d 	.word	0x0800534d
 8005388:	0800534d 	.word	0x0800534d
 800538c:	0800534d 	.word	0x0800534d
 8005390:	080054dd 	.word	0x080054dd
 8005394:	08005401 	.word	0x08005401
 8005398:	080054bf 	.word	0x080054bf
 800539c:	0800534d 	.word	0x0800534d
 80053a0:	0800534d 	.word	0x0800534d
 80053a4:	080054ff 	.word	0x080054ff
 80053a8:	0800534d 	.word	0x0800534d
 80053ac:	08005401 	.word	0x08005401
 80053b0:	0800534d 	.word	0x0800534d
 80053b4:	0800534d 	.word	0x0800534d
 80053b8:	080054c7 	.word	0x080054c7
 80053bc:	680b      	ldr	r3, [r1, #0]
 80053be:	1d1a      	adds	r2, r3, #4
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	600a      	str	r2, [r1, #0]
 80053c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80053c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053cc:	2301      	movs	r3, #1
 80053ce:	e0a3      	b.n	8005518 <_printf_i+0x1f4>
 80053d0:	6825      	ldr	r5, [r4, #0]
 80053d2:	6808      	ldr	r0, [r1, #0]
 80053d4:	062e      	lsls	r6, r5, #24
 80053d6:	f100 0304 	add.w	r3, r0, #4
 80053da:	d50a      	bpl.n	80053f2 <_printf_i+0xce>
 80053dc:	6805      	ldr	r5, [r0, #0]
 80053de:	600b      	str	r3, [r1, #0]
 80053e0:	2d00      	cmp	r5, #0
 80053e2:	da03      	bge.n	80053ec <_printf_i+0xc8>
 80053e4:	232d      	movs	r3, #45	; 0x2d
 80053e6:	426d      	negs	r5, r5
 80053e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053ec:	485e      	ldr	r0, [pc, #376]	; (8005568 <_printf_i+0x244>)
 80053ee:	230a      	movs	r3, #10
 80053f0:	e019      	b.n	8005426 <_printf_i+0x102>
 80053f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80053f6:	6805      	ldr	r5, [r0, #0]
 80053f8:	600b      	str	r3, [r1, #0]
 80053fa:	bf18      	it	ne
 80053fc:	b22d      	sxthne	r5, r5
 80053fe:	e7ef      	b.n	80053e0 <_printf_i+0xbc>
 8005400:	680b      	ldr	r3, [r1, #0]
 8005402:	6825      	ldr	r5, [r4, #0]
 8005404:	1d18      	adds	r0, r3, #4
 8005406:	6008      	str	r0, [r1, #0]
 8005408:	0628      	lsls	r0, r5, #24
 800540a:	d501      	bpl.n	8005410 <_printf_i+0xec>
 800540c:	681d      	ldr	r5, [r3, #0]
 800540e:	e002      	b.n	8005416 <_printf_i+0xf2>
 8005410:	0669      	lsls	r1, r5, #25
 8005412:	d5fb      	bpl.n	800540c <_printf_i+0xe8>
 8005414:	881d      	ldrh	r5, [r3, #0]
 8005416:	4854      	ldr	r0, [pc, #336]	; (8005568 <_printf_i+0x244>)
 8005418:	2f6f      	cmp	r7, #111	; 0x6f
 800541a:	bf0c      	ite	eq
 800541c:	2308      	moveq	r3, #8
 800541e:	230a      	movne	r3, #10
 8005420:	2100      	movs	r1, #0
 8005422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005426:	6866      	ldr	r6, [r4, #4]
 8005428:	60a6      	str	r6, [r4, #8]
 800542a:	2e00      	cmp	r6, #0
 800542c:	bfa2      	ittt	ge
 800542e:	6821      	ldrge	r1, [r4, #0]
 8005430:	f021 0104 	bicge.w	r1, r1, #4
 8005434:	6021      	strge	r1, [r4, #0]
 8005436:	b90d      	cbnz	r5, 800543c <_printf_i+0x118>
 8005438:	2e00      	cmp	r6, #0
 800543a:	d04d      	beq.n	80054d8 <_printf_i+0x1b4>
 800543c:	4616      	mov	r6, r2
 800543e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005442:	fb03 5711 	mls	r7, r3, r1, r5
 8005446:	5dc7      	ldrb	r7, [r0, r7]
 8005448:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800544c:	462f      	mov	r7, r5
 800544e:	42bb      	cmp	r3, r7
 8005450:	460d      	mov	r5, r1
 8005452:	d9f4      	bls.n	800543e <_printf_i+0x11a>
 8005454:	2b08      	cmp	r3, #8
 8005456:	d10b      	bne.n	8005470 <_printf_i+0x14c>
 8005458:	6823      	ldr	r3, [r4, #0]
 800545a:	07df      	lsls	r7, r3, #31
 800545c:	d508      	bpl.n	8005470 <_printf_i+0x14c>
 800545e:	6923      	ldr	r3, [r4, #16]
 8005460:	6861      	ldr	r1, [r4, #4]
 8005462:	4299      	cmp	r1, r3
 8005464:	bfde      	ittt	le
 8005466:	2330      	movle	r3, #48	; 0x30
 8005468:	f806 3c01 	strble.w	r3, [r6, #-1]
 800546c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005470:	1b92      	subs	r2, r2, r6
 8005472:	6122      	str	r2, [r4, #16]
 8005474:	f8cd a000 	str.w	sl, [sp]
 8005478:	464b      	mov	r3, r9
 800547a:	aa03      	add	r2, sp, #12
 800547c:	4621      	mov	r1, r4
 800547e:	4640      	mov	r0, r8
 8005480:	f7ff fee2 	bl	8005248 <_printf_common>
 8005484:	3001      	adds	r0, #1
 8005486:	d14c      	bne.n	8005522 <_printf_i+0x1fe>
 8005488:	f04f 30ff 	mov.w	r0, #4294967295
 800548c:	b004      	add	sp, #16
 800548e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005492:	4835      	ldr	r0, [pc, #212]	; (8005568 <_printf_i+0x244>)
 8005494:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	680e      	ldr	r6, [r1, #0]
 800549c:	061f      	lsls	r7, r3, #24
 800549e:	f856 5b04 	ldr.w	r5, [r6], #4
 80054a2:	600e      	str	r6, [r1, #0]
 80054a4:	d514      	bpl.n	80054d0 <_printf_i+0x1ac>
 80054a6:	07d9      	lsls	r1, r3, #31
 80054a8:	bf44      	itt	mi
 80054aa:	f043 0320 	orrmi.w	r3, r3, #32
 80054ae:	6023      	strmi	r3, [r4, #0]
 80054b0:	b91d      	cbnz	r5, 80054ba <_printf_i+0x196>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	f023 0320 	bic.w	r3, r3, #32
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	2310      	movs	r3, #16
 80054bc:	e7b0      	b.n	8005420 <_printf_i+0xfc>
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	f043 0320 	orr.w	r3, r3, #32
 80054c4:	6023      	str	r3, [r4, #0]
 80054c6:	2378      	movs	r3, #120	; 0x78
 80054c8:	4828      	ldr	r0, [pc, #160]	; (800556c <_printf_i+0x248>)
 80054ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054ce:	e7e3      	b.n	8005498 <_printf_i+0x174>
 80054d0:	065e      	lsls	r6, r3, #25
 80054d2:	bf48      	it	mi
 80054d4:	b2ad      	uxthmi	r5, r5
 80054d6:	e7e6      	b.n	80054a6 <_printf_i+0x182>
 80054d8:	4616      	mov	r6, r2
 80054da:	e7bb      	b.n	8005454 <_printf_i+0x130>
 80054dc:	680b      	ldr	r3, [r1, #0]
 80054de:	6826      	ldr	r6, [r4, #0]
 80054e0:	6960      	ldr	r0, [r4, #20]
 80054e2:	1d1d      	adds	r5, r3, #4
 80054e4:	600d      	str	r5, [r1, #0]
 80054e6:	0635      	lsls	r5, r6, #24
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	d501      	bpl.n	80054f0 <_printf_i+0x1cc>
 80054ec:	6018      	str	r0, [r3, #0]
 80054ee:	e002      	b.n	80054f6 <_printf_i+0x1d2>
 80054f0:	0671      	lsls	r1, r6, #25
 80054f2:	d5fb      	bpl.n	80054ec <_printf_i+0x1c8>
 80054f4:	8018      	strh	r0, [r3, #0]
 80054f6:	2300      	movs	r3, #0
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	4616      	mov	r6, r2
 80054fc:	e7ba      	b.n	8005474 <_printf_i+0x150>
 80054fe:	680b      	ldr	r3, [r1, #0]
 8005500:	1d1a      	adds	r2, r3, #4
 8005502:	600a      	str	r2, [r1, #0]
 8005504:	681e      	ldr	r6, [r3, #0]
 8005506:	6862      	ldr	r2, [r4, #4]
 8005508:	2100      	movs	r1, #0
 800550a:	4630      	mov	r0, r6
 800550c:	f7fa fe80 	bl	8000210 <memchr>
 8005510:	b108      	cbz	r0, 8005516 <_printf_i+0x1f2>
 8005512:	1b80      	subs	r0, r0, r6
 8005514:	6060      	str	r0, [r4, #4]
 8005516:	6863      	ldr	r3, [r4, #4]
 8005518:	6123      	str	r3, [r4, #16]
 800551a:	2300      	movs	r3, #0
 800551c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005520:	e7a8      	b.n	8005474 <_printf_i+0x150>
 8005522:	6923      	ldr	r3, [r4, #16]
 8005524:	4632      	mov	r2, r6
 8005526:	4649      	mov	r1, r9
 8005528:	4640      	mov	r0, r8
 800552a:	47d0      	blx	sl
 800552c:	3001      	adds	r0, #1
 800552e:	d0ab      	beq.n	8005488 <_printf_i+0x164>
 8005530:	6823      	ldr	r3, [r4, #0]
 8005532:	079b      	lsls	r3, r3, #30
 8005534:	d413      	bmi.n	800555e <_printf_i+0x23a>
 8005536:	68e0      	ldr	r0, [r4, #12]
 8005538:	9b03      	ldr	r3, [sp, #12]
 800553a:	4298      	cmp	r0, r3
 800553c:	bfb8      	it	lt
 800553e:	4618      	movlt	r0, r3
 8005540:	e7a4      	b.n	800548c <_printf_i+0x168>
 8005542:	2301      	movs	r3, #1
 8005544:	4632      	mov	r2, r6
 8005546:	4649      	mov	r1, r9
 8005548:	4640      	mov	r0, r8
 800554a:	47d0      	blx	sl
 800554c:	3001      	adds	r0, #1
 800554e:	d09b      	beq.n	8005488 <_printf_i+0x164>
 8005550:	3501      	adds	r5, #1
 8005552:	68e3      	ldr	r3, [r4, #12]
 8005554:	9903      	ldr	r1, [sp, #12]
 8005556:	1a5b      	subs	r3, r3, r1
 8005558:	42ab      	cmp	r3, r5
 800555a:	dcf2      	bgt.n	8005542 <_printf_i+0x21e>
 800555c:	e7eb      	b.n	8005536 <_printf_i+0x212>
 800555e:	2500      	movs	r5, #0
 8005560:	f104 0619 	add.w	r6, r4, #25
 8005564:	e7f5      	b.n	8005552 <_printf_i+0x22e>
 8005566:	bf00      	nop
 8005568:	08005add 	.word	0x08005add
 800556c:	08005aee 	.word	0x08005aee

08005570 <_sbrk_r>:
 8005570:	b538      	push	{r3, r4, r5, lr}
 8005572:	4d06      	ldr	r5, [pc, #24]	; (800558c <_sbrk_r+0x1c>)
 8005574:	2300      	movs	r3, #0
 8005576:	4604      	mov	r4, r0
 8005578:	4608      	mov	r0, r1
 800557a:	602b      	str	r3, [r5, #0]
 800557c:	f7fb fde0 	bl	8001140 <_sbrk>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d102      	bne.n	800558a <_sbrk_r+0x1a>
 8005584:	682b      	ldr	r3, [r5, #0]
 8005586:	b103      	cbz	r3, 800558a <_sbrk_r+0x1a>
 8005588:	6023      	str	r3, [r4, #0]
 800558a:	bd38      	pop	{r3, r4, r5, pc}
 800558c:	200005dc 	.word	0x200005dc

08005590 <__sread>:
 8005590:	b510      	push	{r4, lr}
 8005592:	460c      	mov	r4, r1
 8005594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005598:	f000 f8a0 	bl	80056dc <_read_r>
 800559c:	2800      	cmp	r0, #0
 800559e:	bfab      	itete	ge
 80055a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055a2:	89a3      	ldrhlt	r3, [r4, #12]
 80055a4:	181b      	addge	r3, r3, r0
 80055a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055aa:	bfac      	ite	ge
 80055ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80055ae:	81a3      	strhlt	r3, [r4, #12]
 80055b0:	bd10      	pop	{r4, pc}

080055b2 <__swrite>:
 80055b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055b6:	461f      	mov	r7, r3
 80055b8:	898b      	ldrh	r3, [r1, #12]
 80055ba:	05db      	lsls	r3, r3, #23
 80055bc:	4605      	mov	r5, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	4616      	mov	r6, r2
 80055c2:	d505      	bpl.n	80055d0 <__swrite+0x1e>
 80055c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c8:	2302      	movs	r3, #2
 80055ca:	2200      	movs	r2, #0
 80055cc:	f000 f868 	bl	80056a0 <_lseek_r>
 80055d0:	89a3      	ldrh	r3, [r4, #12]
 80055d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055da:	81a3      	strh	r3, [r4, #12]
 80055dc:	4632      	mov	r2, r6
 80055de:	463b      	mov	r3, r7
 80055e0:	4628      	mov	r0, r5
 80055e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055e6:	f000 b817 	b.w	8005618 <_write_r>

080055ea <__sseek>:
 80055ea:	b510      	push	{r4, lr}
 80055ec:	460c      	mov	r4, r1
 80055ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f2:	f000 f855 	bl	80056a0 <_lseek_r>
 80055f6:	1c43      	adds	r3, r0, #1
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	bf15      	itete	ne
 80055fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80055fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005606:	81a3      	strheq	r3, [r4, #12]
 8005608:	bf18      	it	ne
 800560a:	81a3      	strhne	r3, [r4, #12]
 800560c:	bd10      	pop	{r4, pc}

0800560e <__sclose>:
 800560e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005612:	f000 b813 	b.w	800563c <_close_r>
	...

08005618 <_write_r>:
 8005618:	b538      	push	{r3, r4, r5, lr}
 800561a:	4d07      	ldr	r5, [pc, #28]	; (8005638 <_write_r+0x20>)
 800561c:	4604      	mov	r4, r0
 800561e:	4608      	mov	r0, r1
 8005620:	4611      	mov	r1, r2
 8005622:	2200      	movs	r2, #0
 8005624:	602a      	str	r2, [r5, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	f7fb fd39 	bl	800109e <_write>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d102      	bne.n	8005636 <_write_r+0x1e>
 8005630:	682b      	ldr	r3, [r5, #0]
 8005632:	b103      	cbz	r3, 8005636 <_write_r+0x1e>
 8005634:	6023      	str	r3, [r4, #0]
 8005636:	bd38      	pop	{r3, r4, r5, pc}
 8005638:	200005dc 	.word	0x200005dc

0800563c <_close_r>:
 800563c:	b538      	push	{r3, r4, r5, lr}
 800563e:	4d06      	ldr	r5, [pc, #24]	; (8005658 <_close_r+0x1c>)
 8005640:	2300      	movs	r3, #0
 8005642:	4604      	mov	r4, r0
 8005644:	4608      	mov	r0, r1
 8005646:	602b      	str	r3, [r5, #0]
 8005648:	f7fb fd45 	bl	80010d6 <_close>
 800564c:	1c43      	adds	r3, r0, #1
 800564e:	d102      	bne.n	8005656 <_close_r+0x1a>
 8005650:	682b      	ldr	r3, [r5, #0]
 8005652:	b103      	cbz	r3, 8005656 <_close_r+0x1a>
 8005654:	6023      	str	r3, [r4, #0]
 8005656:	bd38      	pop	{r3, r4, r5, pc}
 8005658:	200005dc 	.word	0x200005dc

0800565c <_fstat_r>:
 800565c:	b538      	push	{r3, r4, r5, lr}
 800565e:	4d07      	ldr	r5, [pc, #28]	; (800567c <_fstat_r+0x20>)
 8005660:	2300      	movs	r3, #0
 8005662:	4604      	mov	r4, r0
 8005664:	4608      	mov	r0, r1
 8005666:	4611      	mov	r1, r2
 8005668:	602b      	str	r3, [r5, #0]
 800566a:	f7fb fd40 	bl	80010ee <_fstat>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	d102      	bne.n	8005678 <_fstat_r+0x1c>
 8005672:	682b      	ldr	r3, [r5, #0]
 8005674:	b103      	cbz	r3, 8005678 <_fstat_r+0x1c>
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	bd38      	pop	{r3, r4, r5, pc}
 800567a:	bf00      	nop
 800567c:	200005dc 	.word	0x200005dc

08005680 <_isatty_r>:
 8005680:	b538      	push	{r3, r4, r5, lr}
 8005682:	4d06      	ldr	r5, [pc, #24]	; (800569c <_isatty_r+0x1c>)
 8005684:	2300      	movs	r3, #0
 8005686:	4604      	mov	r4, r0
 8005688:	4608      	mov	r0, r1
 800568a:	602b      	str	r3, [r5, #0]
 800568c:	f7fb fd3f 	bl	800110e <_isatty>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d102      	bne.n	800569a <_isatty_r+0x1a>
 8005694:	682b      	ldr	r3, [r5, #0]
 8005696:	b103      	cbz	r3, 800569a <_isatty_r+0x1a>
 8005698:	6023      	str	r3, [r4, #0]
 800569a:	bd38      	pop	{r3, r4, r5, pc}
 800569c:	200005dc 	.word	0x200005dc

080056a0 <_lseek_r>:
 80056a0:	b538      	push	{r3, r4, r5, lr}
 80056a2:	4d07      	ldr	r5, [pc, #28]	; (80056c0 <_lseek_r+0x20>)
 80056a4:	4604      	mov	r4, r0
 80056a6:	4608      	mov	r0, r1
 80056a8:	4611      	mov	r1, r2
 80056aa:	2200      	movs	r2, #0
 80056ac:	602a      	str	r2, [r5, #0]
 80056ae:	461a      	mov	r2, r3
 80056b0:	f7fb fd38 	bl	8001124 <_lseek>
 80056b4:	1c43      	adds	r3, r0, #1
 80056b6:	d102      	bne.n	80056be <_lseek_r+0x1e>
 80056b8:	682b      	ldr	r3, [r5, #0]
 80056ba:	b103      	cbz	r3, 80056be <_lseek_r+0x1e>
 80056bc:	6023      	str	r3, [r4, #0]
 80056be:	bd38      	pop	{r3, r4, r5, pc}
 80056c0:	200005dc 	.word	0x200005dc

080056c4 <__malloc_lock>:
 80056c4:	4801      	ldr	r0, [pc, #4]	; (80056cc <__malloc_lock+0x8>)
 80056c6:	f7ff bb55 	b.w	8004d74 <__retarget_lock_acquire_recursive>
 80056ca:	bf00      	nop
 80056cc:	200005d4 	.word	0x200005d4

080056d0 <__malloc_unlock>:
 80056d0:	4801      	ldr	r0, [pc, #4]	; (80056d8 <__malloc_unlock+0x8>)
 80056d2:	f7ff bb50 	b.w	8004d76 <__retarget_lock_release_recursive>
 80056d6:	bf00      	nop
 80056d8:	200005d4 	.word	0x200005d4

080056dc <_read_r>:
 80056dc:	b538      	push	{r3, r4, r5, lr}
 80056de:	4d07      	ldr	r5, [pc, #28]	; (80056fc <_read_r+0x20>)
 80056e0:	4604      	mov	r4, r0
 80056e2:	4608      	mov	r0, r1
 80056e4:	4611      	mov	r1, r2
 80056e6:	2200      	movs	r2, #0
 80056e8:	602a      	str	r2, [r5, #0]
 80056ea:	461a      	mov	r2, r3
 80056ec:	f7fb fcba 	bl	8001064 <_read>
 80056f0:	1c43      	adds	r3, r0, #1
 80056f2:	d102      	bne.n	80056fa <_read_r+0x1e>
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	b103      	cbz	r3, 80056fa <_read_r+0x1e>
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	bd38      	pop	{r3, r4, r5, pc}
 80056fc:	200005dc 	.word	0x200005dc

08005700 <_init>:
 8005700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005702:	bf00      	nop
 8005704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005706:	bc08      	pop	{r3}
 8005708:	469e      	mov	lr, r3
 800570a:	4770      	bx	lr

0800570c <_fini>:
 800570c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800570e:	bf00      	nop
 8005710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005712:	bc08      	pop	{r3}
 8005714:	469e      	mov	lr, r3
 8005716:	4770      	bx	lr
