===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.8479 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.0716 ( 15.1%)    7.0716 ( 20.9%)  FIR Parser
   20.7731 ( 44.2%)   11.9608 ( 35.3%)  'firrtl.circuit' Pipeline
    2.8387 (  6.0%)    1.6008 (  4.7%)    'firrtl.module' Pipeline
    2.8387 (  6.0%)    1.6008 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3051 (  0.6%)    0.3051 (  0.9%)    InferWidths
    1.5549 (  3.3%)    1.5549 (  4.6%)    LowerFIRRTLTypes
   13.5928 ( 28.9%)    7.1784 ( 21.2%)    'firrtl.module' Pipeline
    4.5731 (  9.7%)    2.3525 (  7.0%)      ExpandWhens
    9.0196 ( 19.2%)    4.8259 ( 14.3%)      SimpleCanonicalizer
    1.2706 (  2.7%)    1.2706 (  3.8%)    IMConstProp
    0.0693 (  0.1%)    0.0693 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0803 (  0.2%)    0.0473 (  0.1%)    'firrtl.module' Pipeline
    0.0803 (  0.2%)    0.0473 (  0.1%)      CheckWidths
    3.0712 (  6.5%)    3.0712 (  9.1%)  LowerFIRRTLToHW
    2.0532 (  4.4%)    2.0532 (  6.1%)  HWMemSimImpl
    5.7790 ( 12.3%)    3.0523 (  9.0%)  'hw.module' Pipeline
    0.1733 (  0.4%)    0.0986 (  0.3%)    HWCleanup
    2.8098 (  6.0%)    1.4936 (  4.4%)    CSE
    0.0070 (  0.0%)    0.0037 (  0.0%)      (A) DominanceInfo
    2.7466 (  5.8%)    1.4353 (  4.2%)    SimpleCanonicalizer
    2.0451 (  4.4%)    2.0451 (  6.0%)  HWLegalizeNames
    2.3419 (  5.0%)    1.2525 (  3.7%)  'hw.module' Pipeline
    2.3055 (  4.9%)    1.2345 (  3.6%)    PrettifyVerilog
    3.3052 (  7.0%)    3.3052 (  9.8%)  Output
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   46.9649 (100.0%)   33.8479 (100.0%)  Total

{
  totalTime: 33.915,
  maxMemory: 1048494080
}
