#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun  6 09:07:09 2018
# Process ID: 3075
# Current directory: /home/zach/busses
# Command line: vivado
# Log file: /home/zach/busses/vivado.log
# Journal file: /home/zach/busses/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/zach/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
start_gui
open_project /home/zach/busses/busses.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Zach/Development/busses' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v w ]
add_files -fileset sim_1 /home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top register_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/debouncer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/zach/busses/busses.sim/sim_1/behav/xsim/xsim.dir/register_controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/zach/busses/busses.sim/sim_1/behav/xsim/xsim.dir/register_controller_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  7 09:04:30 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  7 09:04:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
WARNING: Simulation object /register_tb/clk was not found in the design.
WARNING: Simulation object /register_tb/n_rst was not found in the design.
WARNING: Simulation object /register_tb/load was not found in the design.
WARNING: Simulation object /register_tb/data was not found in the design.
WARNING: Simulation object /register_tb/q was not found in the design.
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6310.242 ; gain = 73.613 ; free physical = 6703 ; free virtual = 10307
update_compile_order -fileset sim_1
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/register_controller_tb/clk}} {{/register_controller_tb/n_rst}} {{/register_controller_tb/mode}} {{/register_controller_tb/func}} {{/register_controller_tb/r_in}} {{/register_controller_tb/r_out}} {{/register_controller_tb/d_in}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/register_controller_tb/DUT/state}} {{/register_controller_tb/DUT/next_state}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 60 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 80 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 140 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 140 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 135 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 115 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 175 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 175 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 175 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 315 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 315 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 315 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 315 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 315 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 395 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 395 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 395 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/register_controller_tb/DUT/state_function}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj register_controller_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_controller_tb_behav xil_defaultlib.register_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.register_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_controller_tb_behav -key {Behavioral:sim_1:Functional:register_controller_tb} -tclbatch {register_controller_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source register_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 575 ns : File "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 10:34:19 2018...
