-----------------------------------------------------------------------------
-- Entity: 5t32decoder.vhd  
-- Name: Austin Hunwardsen
-- Description: decoder for our 5t32 decoder 
-- Date: 9/18/25
-----------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;


entity 5t32decoder is


port (
    i_A : in  std_logic(4 downto 0);
    i_EN : in  std_logic;                       
    o_Q  : in  std_logic_vector(31 downto 0)
);    
    
end 5t32decode entity;


architecture dataflow of 5t32decoder is

signal set_zeros : std_logic_vector(31 downto 0) := (others => '0');

begin


with i_EN select
o_Q <= set_zeros 
	std_logic_vector( ( others => '0');


process (i_A, i_EN);

variable temp : std_logic_vector(31 downto 0); 


begin

temp := (others => '0');
if i_EN = '1' then
temp(to_integer(unsigned(i_A)0) := '1';
end if 
o_Q <= temp




end process
end architecture




