<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680305-A2" country="EP" doc-number="2680305" kind="A2" date="20140101" family-id="46796489" file-reference-id="252638" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549299" ucid="EP-2680305-A2"><document-id><country>EP</country><doc-number>2680305</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12275130-A" is-representative="YES"><document-id mxw-id="PAPP154823222" load-source="docdb" format="epo"><country>EP</country><doc-number>12275130</doc-number><kind>A</kind><date>20120830</date><lang>EN</lang></document-id><document-id mxw-id="PAPP168045536" load-source="docdb" format="original"><country>EP</country><doc-number>12275130.8</doc-number><date>20120830</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446091" ucid="KR-20120070664-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20120070664</doc-number><kind>A</kind><date>20120629</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2003767139" load-source="docdb">H01L  23/495       20060101AFI20140123BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2073186944" load-source="docdb" scheme="CPC">H01L2224/48139     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117095589" load-source="docdb" scheme="CPC">H01L2924/1305      20130101 LA20150113BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2125164887" load-source="docdb" scheme="CPC">H01L2924/13034     20130101 LA20141219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2125171303" load-source="docdb" scheme="CPC">H01L2924/13055     20130101 LA20141219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2137519022" load-source="docdb" scheme="CPC">H01L2924/13091     20130101 LA20141110BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988098614" load-source="docdb" scheme="CPC">H01L2224/48472     20130101 LA20130918BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988112009" load-source="docdb" scheme="CPC">H01L2224/48247     20130101 LA20130918BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988125789" load-source="docdb" scheme="CPC">H01L2224/49171     20130101 LA20130918BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988126967" load-source="docdb" scheme="CPC">H01L2224/48137     20130101 LA20130918BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767136" load-source="docdb" scheme="CPC">H01L  23/49531     20130101 FI20140122BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767137" load-source="docdb" scheme="CPC">H01L  23/49537     20130101 LI20140122BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767138" load-source="docdb" scheme="CPC">H01L  23/49575     20130101 LI20140120BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180381" lang="DE" load-source="patent-office">Halbleitergehäuse</invention-title><invention-title mxw-id="PT132180382" lang="EN" load-source="patent-office">Semiconductor package</invention-title><invention-title mxw-id="PT132180383" lang="FR" load-source="patent-office">Boîtier de semi-conducteur</invention-title><citations><patent-citations><patcit mxw-id="PCIT242652199" load-source="docdb" ucid="KR-20020095053-A"><document-id format="epo"><country>KR</country><doc-number>20020095053</doc-number><kind>A</kind><date>20021220</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918150536" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SAMSUNG ELECTRO MECH</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR918137149" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SAMSUNG ELECTRO-MECHANICS CO., LTD</last-name></addressbook></applicant><applicant mxw-id="PPAR918979617" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Samsung Electro-Mechanics Co., Ltd</last-name><iid>100826505</iid><address><street>314 Maetan3-Dong, Yeongtong-Gu</street><city>Suwon, Gyunggi-do</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918153142" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>JO EUN JUNG</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918136803" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>JO, EUN JUNG</last-name></addressbook></inventor><inventor mxw-id="PPAR918978784" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>JO, EUN JUNG</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918154512" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>LIM JAE HYUN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918170496" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>LIM, JAE HYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR918991966" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>LIM, JAE HYUN</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918153074" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>KIM TAE HYUN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918168094" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>KIM, TAE HYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR918987629" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>KIM, TAE HYUN</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918163973" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>SOHN YOUNG HO</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918139044" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>SOHN, YOUNG HO</last-name></addressbook></inventor><inventor mxw-id="PPAR918986249" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>SOHN, YOUNG HO</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918986782" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Potter Clarkson LLP</last-name><iid>101340609</iid><address><street>The Belgrave Centre Talbot Street</street><city>Nottingham NG1 5GG</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548880768" load-source="docdb">AL</country><country mxw-id="DS548857010" load-source="docdb">AT</country><country mxw-id="DS548880770" load-source="docdb">BE</country><country mxw-id="DS548802842" load-source="docdb">BG</country><country mxw-id="DS548854688" load-source="docdb">CH</country><country mxw-id="DS548857906" load-source="docdb">CY</country><country mxw-id="DS548857011" load-source="docdb">CZ</country><country mxw-id="DS548880771" load-source="docdb">DE</country><country mxw-id="DS548857907" load-source="docdb">DK</country><country mxw-id="DS548857908" load-source="docdb">EE</country><country mxw-id="DS548840096" load-source="docdb">ES</country><country mxw-id="DS548802843" load-source="docdb">FI</country><country mxw-id="DS548802844" load-source="docdb">FR</country><country mxw-id="DS548881508" load-source="docdb">GB</country><country mxw-id="DS548857909" load-source="docdb">GR</country><country mxw-id="DS548881509" load-source="docdb">HR</country><country mxw-id="DS548857012" load-source="docdb">HU</country><country mxw-id="DS548854689" load-source="docdb">IE</country><country mxw-id="DS548881510" load-source="docdb">IS</country><country mxw-id="DS548802845" load-source="docdb">IT</country><country mxw-id="DS548857910" load-source="docdb">LI</country><country mxw-id="DS548859716" load-source="docdb">LT</country><country mxw-id="DS548857013" load-source="docdb">LU</country><country mxw-id="DS548859717" load-source="docdb">LV</country><country mxw-id="DS548859718" load-source="docdb">MC</country><country mxw-id="DS548804052" load-source="docdb">MK</country><country mxw-id="DS548804053" load-source="docdb">MT</country><country mxw-id="DS548857018" load-source="docdb">NL</country><country mxw-id="DS548840097" load-source="docdb">NO</country><country mxw-id="DS548854690" load-source="docdb">PL</country><country mxw-id="DS548859720" load-source="docdb">PT</country><country mxw-id="DS548857019" load-source="docdb">RO</country><country mxw-id="DS548859721" load-source="docdb">RS</country><country mxw-id="DS548854691" load-source="docdb">SE</country><country mxw-id="DS548859722" load-source="docdb">SI</country><country mxw-id="DS548840098" load-source="docdb">SK</country><country mxw-id="DS548854692" load-source="docdb">SM</country><country mxw-id="DS548804054" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669969" lang="EN" load-source="patent-office"><p id="pa01" num="0001">There is provided a semiconductor package capable of significantly reducing a size of a power semiconductor package including a power semiconductor device and a control device. The semiconductor package includes a lead frame including a first frame and a second frame; at least one first electronic device mounted on the first frame; a substrate engaged with the second frame and having one surface on which a wiring pattern is formed; and at least one second electronic device mounted on the substrate and electrically connected to the wiring pattern, a portion of the wiring pattern electrically connected to the at least one second electronic device being formed to have a line width smaller than an internal lead of the lead frame.
<img id="iaf01" file="imgaf001.tif" wi="93" he="89" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499342" lang="EN" source="EPO" load-source="docdb"><p>There is provided a semiconductor package capable of significantly reducing a size of a power semiconductor package including a power semiconductor device and a control device. The semiconductor package includes a lead frame including a first frame and a second frame; at least one first electronic device mounted on the first frame; a substrate engaged with the second frame and having one surface on which a wiring pattern is formed; and at least one second electronic device mounted on the substrate and electrically connected to the wiring pattern, a portion of the wiring pattern electrically connected to the at least one second electronic device being formed to have a line width smaller than an internal lead of the lead frame.</p></abstract><description mxw-id="PDES63955399" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>CROSS-REFERENCE TO RELATED APPLICATIONS</b></heading><p id="p0001" num="0001">This application claims the priority of Korean Patent Application No. <patcit id="pcit0001" dnum="KR1020120070664"><text>10-2012-0070664 filed on June 29, 2012</text></patcit>, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.</p><heading id="h0002"><b>BACKGROUND OF THE INVENTION</b></heading><heading id="h0003"><b>Field of the Invention</b></heading><p id="p0002" num="0002">The present invention relates to a semiconductor package, and more particularly, to a semiconductor package capable of significantly reducing a size of a power semiconductor package including a power semiconductor device and a control device.</p><heading id="h0004"><b>Description of the Related Art</b></heading><p id="p0003" num="0003">As the electronics industry with regard to the manufacturing of electronic devices has been developed and demand for electronic components, such as a power transistor, an insulated-gate bipolar transistor (IGBT), a MOS transistor, a silicon-controlled rectifier (SCR), a power rectifier, a servo driver, a power regulator, an inverter, and a converter, for use in electronic devices, has grown; the need for lightweight, small-sized electronic products having excellent<!-- EPO <DP n="2"> --> performance has increased.</p><p id="p0004" num="0004">According to this trend, research into integrating various power semiconductor devices into a single package, as well as manufacturing a control device for controlling power semiconductor devices and a power semiconductor device as a single package, has been recently conducted.</p><p id="p0005" num="0005">A power semiconductor package according to the related art includes a lead frame, a power semiconductor device mounted on the lead frame, a control device, and a molded unit case formed of resin, or the like.</p><p id="p0006" num="0006">However, consumer demand for portable electronic devices has rapidly increased in recent times, and thus, small-sized lightweight electronic components for use in portable devices are required.</p><p id="p0007" num="0007">Accordingly, even though research into a method of reducing a size of a semiconductor device itself has been undertaken to allow for a reduction in the size of electronic components, this method is somewhat limited. Thus, irrespective of the size of the semiconductor device, a method of reducing a size of a semiconductor package through an efficient arrangement of the semiconductor device and conducting wires, etc. is required.</p><heading id="h0005">[Related Art Document]</heading><p id="p0008" num="0008">Korean Patent Laid-Open Publication No. 2002-0095053<!-- EPO <DP n="3"> --></p><heading id="h0006"><b>SUMMARY OF THE INVENTION</b></heading><p id="p0009" num="0009">An aspect of the present invention provides a semiconductor package having a significantly reduced size.</p><p id="p0010" num="0010">Another aspect of the present invention provides a semiconductor package in which a control device is mounted using a separate control substrate.</p><p id="p0011" num="0011">According to an aspect of the present invention, there is provided a semiconductor package including: a lead frame including a first frame and a second frame; at least one first electronic device mounted on the first frame; a substrate engaged with the second frame and having one surface on which a wiring pattern is formed; and at least one second electronic device mounted on the substrate and electrically connected to the wiring pattern, wherein a portion of the wiring pattern electrically connected to the at least one second electronic device is formed to have a line width smaller than an internal lead of the lead frame.</p><p id="p0012" num="0012">The at least one first electronic device may be a power semiconductor device, and the at least one second electronic device may be a control device.</p><p id="p0013" num="0013">The control device may be electrically connected to the wiring pattern by wire bonding or flip chip bonding.</p><p id="p0014" num="0014">The control device and the power semiconductor device may be disposed horizontally.</p><p id="p0015" num="0015">The semiconductor package may further include: a<!-- EPO <DP n="4"> --> molding unit encapsulating the electronic devices.</p><p id="p0016" num="0016">The electronic device may be mounted on one surface of the substrate, and another surface of the substrate may be exposed to the outside of the molding unit.</p><p id="p0017" num="0017">The second frame may be provided with a step down formed thereon, and the substrate may be engaged with the step down.</p><p id="p0018" num="0018">The second frame may be engaged with the substrate by solder bonding.</p><p id="p0019" num="0019">According to another aspect of the present invention, there is provided a semiconductor package including: a lead frame including a first frame and a second frame; a first substrate engaged with the first frame and having one surface on which a first wiring pattern is formed; a second substrate engaged with the second frame and having one surface on which a second wiring pattern is formed; and a plurality of electronic devices mounted on the first substrate and the second substrate; wherein the first wiring pattern and the second wiring pattern are formed to have different line widths and thicknesses.</p><p id="p0020" num="0020">The second wiring pattern may be formed to have a line width smaller than the first wiring pattern.</p><heading id="h0007"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0021" num="0021">The above and other aspects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in<!-- EPO <DP n="5"> --> conjunction with the accompanying drawings, in which:
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a schematic cross-sectional view of a semiconductor package according to an embodiment of the present invention;</li><li><figref idrefs="f0002">FIG. 2</figref> is a plan view of the semiconductor package in direction A of <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0003">FIG. 3</figref> is a schematic plan view of a structure in which a control device is mounted according to the related art;</li><li><figref idrefs="f0004">FIG. 4</figref> is a schematic plan view of a structure in which a control device is mounted according to an embodiment of the present invention;</li><li><figref idrefs="f0005">FIG. 5</figref> is a schematic cross-sectional view of a semiconductor package according to another embodiment of the present invention; and</li><li><figref idrefs="f0005">FIG. 6</figref> is a schematic cross-sectional view of a semiconductor package according to another embodiment of the present invention.</li></ul></p><heading id="h0008"><b>DETAILED DESCRIPTION OF THE EMBODIMENTS</b></heading><p id="p0022" num="0022">The terms and words used in the present specification and claims should not be interpreted as being limited to typical meanings or dictionary definitions, but should be interpreted as having meanings and concepts relevant to the technical scope of the present invention based on the rule according to which an inventor can appropriately define the concept of the term<!-- EPO <DP n="6"> --> to appropriately describe methods he or she knows for carrying out the invention. Therefore, the configurations described in the embodiments and drawings of the present invention are appropriate embodiments but do not represent all of the technical spirit of the present invention. Thus, the present invention should be construed as including all the changes, equivalents, and substitutions included in the spirit and scope of the present invention at the time of filing this application.</p><p id="p0023" num="0023">Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. Here, it is noted that like reference numerals denote like elements throughout the drawings. Moreover, detailed descriptions related to well-known functions or configurations will be ruled out in order not to unnecessarily obscure the subject matter of the present invention. Based on the same reason, it is to be noted that some components shown in the drawings are exaggerated, omitted or schematically illustrated, and the size of each component does not exactly reflect its real size.</p><p id="p0024" num="0024">Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.</p><p id="p0025" num="0025"><figref idrefs="f0001">FIG. 1</figref> is a schematic cross-sectional view of a semiconductor package according to an embodiment of the present invention. <figref idrefs="f0002">FIG. 2</figref> is a plan view of the semiconductor package<!-- EPO <DP n="7"> --> in direction A of <figref idrefs="f0001">FIG. 1</figref>, in which a part of a molding unit is removed.</p><p id="p0026" num="0026">Referring to <figref idrefs="f0001">FIGS. 1</figref> and <figref idrefs="f0002">2</figref>, a semiconductor package 100 according to the present embodiment may include an electronic device 10, a lead frame 20, first and second substrates 60 and 70, and a molding unit 80.</p><p id="p0027" num="0027">The electronic device 10 may include various devices such as a passive device and an active device, etc. In particular, the electronic device 10 according to the present embodiment may include at least one first electronic device 12 (for example, a power semiconductor device) and at least one second electronic device 14 (for example, a control device).</p><p id="p0028" num="0028">In this regard, the power semiconductor devices 12, the first electronic devices 12, may be power circuit devices for power conversion or power control to control power, such as a servo driver, an inverter, a power regulator, a converter, etc.</p><p id="p0029" num="0029">For example, the power semiconductor devices 12 may include be a power MOSFET, a bipolar junction transistor (BJT), an insulated-gate bipolar transistor (IGBT), or a diode, or a combination thereof. That is, in the present embodiment, the power semiconductor devices 12 may include all of or portions of the above-described devices.</p><p id="p0030" num="0030">Also, each of the two power semiconductor devices 12 may be the IGBT and the diode. Also, a power semiconductor device package including six pairs each including the IGBT and<!-- EPO <DP n="8"> --> the diode as a pair may be implemented. However, this is one example, and the present invention is not limited thereto.</p><p id="p0031" num="0031">The power semiconductor devices 12 may be attached to one surface of a first substrate 60 that will be described later by means of a bonding member (not shown). Here, the bonding member may be conductive or non-conductive. For example, the bonding member may be formed by plating or a conductive paste or a tape. Also, a solder, a metal epoxy, a metal paste, a resin-based epoxy, or a bonding tape having excellent heat resistance, etc. may be used as the bonding member.</p><p id="p0032" num="0032">The control device 14 may be electrically connected to the power semiconductor devices 12 through a bonding wire 90, so as to operations of the power semiconductor devices 12. The control device 14 may be, for example, a microprocessor, and may further include a passive device such as a resistor, an inverter, or a condenser, or an active device such as a transistor.</p><p id="p0033" num="0033">Meanwhile, one or a plurality of the control devices 14 may be disposed with respect to the one power semiconductor device 12. That is, types and the number of the control devices 14 may be appropriately selected with respect to types of and the number of the power semiconductor devices 12.</p><p id="p0034" num="0034">As described above, the semiconductor package 100 according to the present embodiment may be the power semiconductor package 100 including the power semiconductor<!-- EPO <DP n="9"> --> devices 12 and the control device 14 for controlling the power semiconductor devices 12.</p><p id="p0035" num="0035">Also, in the present embodiment, the power semiconductor devices 12 and the control device 14 are not disposed in a vertically laminated shape but are disposed horizontally. Accordingly, the semiconductor package 100 is formed to have a horizontal length longer than a vertical length (i.e. a thickness).</p><p id="p0036" num="0036">The lead frame 20 is configured to include a plurality of leads that may be classified into a plurality of external leads 20b connected to an external substrate (not shown) and a plurality of internal leads 20a connected to the electronic device 10. That is, the external leads 20b may indicate a portion thereof exposed to the outside of the molding unit 80, and the internal leads 20a may indicate a portion thereof disposed in an inner portion of the molding unit 80.</p><p id="p0037" num="0037">Also, the lead frame 20 may include a first frame 22 electrically connected to the power semiconductor devices 12 and a second frame 26 electrically connected to the control devices 14. A step down in which the internal leads 20a are curved to be stepped may be formed in at least one of the first and second frames 22 and 26.</p><p id="p0038" num="0038">In the present embodiment, the step down is formed in the internal leads 20a of the first frame 22 connected to the power semiconductor devices 12. However, the present<!-- EPO <DP n="10"> --> invention is not limited thereto. The step down may be configured to be formed in the second frame 26 or both the first frame 22 and the second frame 26 as necessary.</p><p id="p0039" num="0039">The power semiconductor devices 12 are mounted on one surface of the first frame 22. The power semiconductor devices 12 are electrically connected to the internal leads 20a of the first frame 22 through the bonding wire 90.</p><p id="p0040" num="0040">The second frame 26 is electrically connected to the control devices 14 by means of a second substrate 70. That is, the control device 14 is not directly mounted on the second frame 26 but is mounted on the second substrate 70, and is electrically connected to the internal leads 20a of the second frame 26 through a second wiring pattern 72 of the second substrate 70 and the bonding wire 90.</p><p id="p0041" num="0041">The first and second substrates 60 and 70 may be printed circuit board (PCB), ceramic substrates, pre-molded substrates, direct bonded copper (DBC) substrates, or conductive substrates provided by the lead frame 20.</p><p id="p0042" num="0042">In particular, the first and second substrates 60 and 70 according to the present embodiment may be insulated metal substrates (IMSs).</p><p id="p0043" num="0043">The first substrate 60 is engaged with the first frame 22. One surface of the first substrate 60 is bonded to another surface of the first frame 22, and another surface thereof is exposed to the outside of the molding unit 80 that will be<!-- EPO <DP n="11"> --> described later.</p><p id="p0044" num="0044">Meanwhile, although not shown, a first wiring pattern may be formed in one surface of the first substrate 60. However, in the present embodiment, the first wiring pattern is only used to bond the power semiconductor devices 12 to the first substrate 60 and is not used to electrically connect the power semiconductor devices 12 to the first substrate 60. Thus, the power semiconductor devices 12 may be easily bonded without the first wiring pattern, and thus the first wiring pattern is omitted here.</p><p id="p0045" num="0045">The second substrate 70 is spaced apart from the first substrate 60 by a predetermined distance and is engaged with the second frame 26. A second wiring pattern 72 is formed in one surface of the second substrate 70.</p><p id="p0046" num="0046">The second wiring pattern 72 may use a general layer forming method, for example, chemical vapor deposition (CVD) and physical vapor deposition (PVD) or may be formed by electrolysis plating or electroless plating. Also, the second wiring pattern 72 may include a conductive material such as metal. For example, the second wiring pattern 72 may include aluminum, an aluminum alloy, copper, a copper alloy, or a combination thereof.</p><p id="p0047" num="0047">Also, the control device 14 is mounted on one surface of the second substrate 70 and is electrically connected to the second wiring pattern 72.<!-- EPO <DP n="12"> --></p><p id="p0048" num="0048">In this regard, a line width of the second wiring pattern 72 may be a very narrow fine pattern. More specifically, the line width of the second wiring pattern 72 may be narrower within a range by which bonding of the bonding wire 90 is possible.</p><p id="p0049" num="0049">Meanwhile, although the electronic devices 10 are electrically connected to the second wiring pattern 72 through the bonding wire 90 in the present embodiment, the present invention is not limited thereto.</p><p id="p0050" num="0050">That is, the control device 14 and the second substrate 70 are electrically connected through various applications, for example, flip chip bonding or a solder ball.</p><p id="p0051" num="0051">The bonding wire 90 may be a metal material, for example, aluminum (Al), gold (Au), or an alloy thereof. Also, to bond the electronic devices 10 to the second wiring pattern 72 through the bonding wire 90, each of the electronic devices 10 and the second wiring pattern 72 may include a connection unit such as a general connection pad.</p><p id="p0052" num="0052">The molding unit 80 allows for another surface of the first substrate 60 to be exposed, and encapsulates the first substrate 60, the power semiconductor devices 12, the second substrate 70, the control device 14, and a part (i.e. the internal leads 20a) of the first and second frames 22 and 26).</p><p id="p0053" num="0053">The molding unit 80 is formed to cover and encapsulate the electronic devices 10 and the internal leads 20a of the lead frame 20 bonded to the electronic devices 10 to protect the<!-- EPO <DP n="13"> --> electronic devices 10 from an external environment. Also, the molding unit 80 surrounds the electronic devices 10 to fix the electronic devices 10, thereby safely protecting the electronic devices 10 from external shocks.</p><p id="p0054" num="0054">The molding unit 80 is formed to allow for another surface of the first substrate 60 to be exposed to the outside. That is, the molding unit 80 may be formed to cover a portion of the first substrate 60 other than the whole of the first substrate 60.</p><p id="p0055" num="0055">The molding unit 80 may be formed of an insulating material. In particular, a material having relatively high thermal conductivity such as silicon gel, thermally conductive epoxy, polyimide, etc. may be used.</p><p id="p0056" num="0056">Meanwhile, although not shown, a heat sink (not shown) may be attached to an exterior surface of the molding unit 80, in particular, another surface of the first substrate 60, in order to effectively dissipate heat. The heat sink may be attached using a high temperature tape or a high temperature solder, etc. and is completely exposed to the outside of the semiconductor package 100.</p><p id="p0057" num="0057">In the semiconductor package 100 according to the present embodiment, the control device 14 is electrically connected to the internal leads 20a of the second frame 26 by means of the second substrate 70.</p><p id="p0058" num="0058">More specifically, a thickness and a line width of the<!-- EPO <DP n="14"> --> second wiring pattern 72 formed in the second substrate 70 are smaller than the internal leads 20a of the lead frame 20.</p><p id="p0059" num="0059"><figref idrefs="f0003">FIG. 3</figref> is a schematic plan view of a structure in which a control device is mounted according to the related art. <figref idrefs="f0004">FIG. 4</figref> is a schematic plan view of a structure in which a control device is mounted according to an embodiment of the present invention, in which part B of <figref idrefs="f0002">FIG. 2</figref> is magnified.</p><p id="p0060" num="0060">Referring to <figref idrefs="f0003">FIG. 3</figref>, in a semiconductor package according to the related art, the control device 14 is directly mounted on the lead frame 20 without using the second substrate 70 (of <figref idrefs="f0004">FIG. 4</figref>).</p><p id="p0061" num="0061">Since the lead frame 20 generally needs to maintain rigidity, it may be difficult to manufacture the lead frame 20 below a predetermined thickness (for example, 0.3 mm). Thus, the internal leads 20a of the lead frame 20 need to allow for thicknesses (for example, 0.3 mm) and line widths DA2 (for example, 0.3 mm equal to the thicknesses, or more) to be maintained as a threshold or more. Also, spaced distances between the internal leads 20a need to be maintained as a threshold DA2 (for example, 0.35 mm) or more.</p><p id="p0062" num="0062">In this case, as shown in <figref idrefs="f0003">FIG. 3</figref>, the internal lead 20a connected to the one control device 14 needs to have a width of at least 0.65 mm or more including a line width thereof and a spaced distance between the internal leads.</p><p id="p0063" num="0063">As such, the semiconductor package according to the<!-- EPO <DP n="15"> --> related art is limited to reducing a space for connecting the control device 14 to the lead frame 20 due to its structure limitation.</p><p id="p0064" num="0064">However, as shown in <figref idrefs="f0004">FIG. 4</figref>, the semiconductor package 100 uses the second wiring pattern 72 formed in the second substrate 70 other than the lead frame 20.</p><p id="p0065" num="0065">The second wiring pattern 72 may be formed to have a relatively very narrow line width as occasions demand. In <figref idrefs="f0004">FIG. 4</figref>, when the same control device 14 as in <figref idrefs="f0003">FIG. 3</figref> is used, the line width DB2 is 0.05 mm, and the spaced distance DB3 between patterns is 0.05 mm.</p><p id="p0066" num="0066">In a case in which the second substrate 70 in which the second wiring pattern 72 having a relatively very narrow line width as described above is formed is used, a space for electrically connecting the control device 14 and the lead frame 20 may be significantly reduced as compared to the semiconductor package according to the related art only using the lead frame 20.</p><p id="p0067" num="0067">As described above, in the semiconductor package 100 according to the present embodiment, the control device 14 as well as the power semiconductor devices 12 is mounted on a separate substrate, and the control device 14 is not directly connected to the lead frame 20 but is connected to the second wiring pattern 72 formed in the second substrate 70.</p><p id="p0068" num="0068">Therefore, a space used to connect the control device<!-- EPO <DP n="16"> --> 14 and the lead frame 20 becomes smaller, thereby reducing a horizontal length of the semiconductor package 100. Thus, the whole size of the semiconductor package 100 may be reduced.</p><p id="p0069" num="0069">Meanwhile, a semiconductor package according to the present invention is not limited to the above-described embodiment and may have various applications as occasions demand.</p><p id="p0070" num="0070">The whole constructions of embodiments described below are similar to that of the above-described embodiment except for a second substrate on which a control device is mainly mounted or a configuration of a second frame to which the second substrate is connected. Thus, a detailed description of the same construction as that of the above-described embodiment is omitted here, and differences therebetween will now be described in more detail.</p><p id="p0071" num="0071"><figref idrefs="f0005">FIG. 5</figref> is a schematic cross-sectional view of a semiconductor package according to another embodiment of the present invention.</p><p id="p0072" num="0072">In a semiconductor package 200 according to the present embodiment, another surface of the second substrate 70 is configured to be exposed to the outside of the molding unit 80 as in the first substrate 60.</p><p id="p0073" num="0073">In a case in which another surface of the second substrate 70 is exposed to the outside of the molding unit 80, heat generated by the control device 14 may be easily dissipated<!-- EPO <DP n="17"> --> to the outside, thereby increasing heat dissipation efficiency.</p><p id="p0074" num="0074">Also, the control device 14 is mounted on the second substrate 70 through flip chip bonding other than using the bonding wire 90.</p><p id="p0075" num="0075">As described above, a semiconductor package according to embodiments of the present invention may be applied in various ways.</p><p id="p0076" num="0076"><figref idrefs="f0005">FIG. 6</figref> is a schematic cross-sectional view of a semiconductor package according to another embodiment of the present invention.</p><p id="p0077" num="0077">In a semiconductor package 300 according to the present embodiment, a step down is also formed in the second frame 26, and the second substrate 70 is engaged with a location of the second frame 26 in which the step down is formed.</p><p id="p0078" num="0078">As such, in a case in which the step down is formed in the second frame 26, the control device 140 is disposed adjacent to the outside, thereby increasing a heat dissipation effect.</p><p id="p0079" num="0079">Also, in the semiconductor package 300 according to the present embodiment, the power semiconductor device 12 is mounted on one surface of the first substrate 60 other than the first frame 22 as in the control device 14.</p><p id="p0080" num="0080">In this case, the first wiring pattern 62 is formed in one surface of the first substrate 60. In this regard, the first wiring pattern 62 may be configured in the same manner as the second wiring pattern 72 described above.<!-- EPO <DP n="18"> --></p><p id="p0081" num="0081">Also, the power semiconductor devices 12 may be electrically connected to the first wiring pattern 62 of the first substrate 60 by using the bonding wire 90 or through flip chip bonding. As shown in <figref idrefs="f0005">FIG. 6</figref>, the power semiconductor devices 12 may be electrically connected to the internal leads 20a of the first frame 22 through the bonding wire 90.</p><p id="p0082" num="0082">In this case, in the semiconductor package 300 according to the present embodiment, the first and second wiring patterns 62 and 72 of the first substrate 60 and the second substrate 70 are formed in different ways. That is, the first wiring pattern 62 formed in the first substrate 60 may be formed to have a thickness and a line width greater than those of the second wiring pattern 72 of the second substrate 70.</p><p id="p0083" num="0083">This is because the power semiconductor devices 12 generate heat more than the control device 14, the power semiconductor devices 12 need to use a relatively thick wiring pattern other than a fine wiring pattern as in the control device 14. Thus, in a case in which the power semiconductor devices 12 are electrically connected to the first wiring pattern 62, the first wiring pattern 62 may be formed to have a large line width (for example, 0.3 mm or more) corresponding to that of the internal leads 20a of the lead frame 20.</p><p id="p0084" num="0084">As set forth above, with a semiconductor package according to the embodiments of the invention, control devices as well as power semiconductor devices may be mounted on a<!-- EPO <DP n="19"> --> separate substrate, and the control devices may be electrically connected to a wiring pattern formed in the substrate other than a lead frame.</p><p id="p0085" num="0085">Therefore, compared to a semiconductor package according to the related art that uses only a lead frame without a substrate for a control device, a space used to electrically connect the control devices and the lead frame may be reduced, thereby reducing a whole size of the semiconductor package.</p><p id="p0086" num="0086">While the present invention has been shown and described in connection with the embodiments, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the spirit and scope of the invention as defined by the appended claims.</p></description><claims mxw-id="PCLM56976316" lang="EN" load-source="patent-office"><!-- EPO <DP n="20"> --><claim id="c-en-0001" num="0001"><claim-text>A semiconductor package comprising:
<claim-text>a lead frame including a first frame and a second frame;</claim-text>
<claim-text>at least one first electronic device mounted on the first frame;</claim-text>
<claim-text>a substrate engaged with the second frame and having one surface on which a wiring pattern is formed; and</claim-text>
<claim-text>at least one second electronic device mounted on the substrate and electrically connected to the wiring pattern,</claim-text>
<claim-text>a portion of the wiring pattern electrically connected to the at least one second electronic device being formed to have a line width smaller than an internal lead of the lead frame.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The semiconductor package of claim 1, wherein the at least one first electronic device is a power semiconductor device, and the at least one second electronic device is a control device.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The semiconductor package of claim 2, wherein the control device is electrically connected to the wiring pattern by wire bonding or flip chip bonding.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The semiconductor package of claim 2, wherein the control device and the power semiconductor device are disposed horizontally.<!-- EPO <DP n="21"> --></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The semiconductor package of claim 1, further comprising: a molding unit encapsulating the electronic devices.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The semiconductor package of claim 5, wherein the electronic device is mounted on one surface of the substrate, and another surface of the substrate is exposed to the outside of the molding unit.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The semiconductor package of claim 1, wherein the second frame is provided with a step down formed thereon, and the substrate is engaged with the step down.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The semiconductor package of claim 1, wherein the second frame is engaged with the substrate by solder bonding.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>A semiconductor package comprising:
<claim-text>a lead frame including a first frame and a second frame;</claim-text>
<claim-text>a first substrate engaged with the first frame and having one surface on which a first wiring pattern is formed;</claim-text>
<claim-text>a second substrate engaged with the second frame and having one surface on which a second wiring pattern is formed; and</claim-text>
<claim-text>a plurality of electronic devices mounted on the first<!-- EPO <DP n="22"> --> substrate and the second substrate;</claim-text>
<claim-text>the first wiring pattern and the second wiring pattern being formed to have different line widths and thicknesses.</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The semiconductor package of claim 9, wherein the second wiring pattern is formed to have a line width smaller than the first wiring pattern.</claim-text></claim></claims><drawings mxw-id="PDW16667097" load-source="patent-office"><!-- EPO <DP n="23"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="157" he="148" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="178" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="165" he="178" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="165" he="178" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0005" num="5,6"><img id="if0005" file="imgf0005.tif" wi="157" he="232" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
