# ðŸ“ GHI CHÃš Vá»€ LINKER SCRIPT CHO RISC-V TOOLCHAIN

> **Pháº§n cá»§a dá»± Ã¡n:** RISC-V Toolchain vá»›i 4 Custom Instructions (mod, mul4, mul8, mul16)  
> **Toolchain:** rv64gc, lp64d ABI, GCC 15.1.0  
> **Spike Simulator:** ÄÃ£ tÃ­ch há»£p support cho custom instructions  
> **Last Updated:** 28/10/2025

---

## ðŸŽ¯ TÃ³m táº¯t váº¥n Ä‘á»

Khi build RISC-V toolchain cho embedded systems, linker script quyáº¿t Ä‘á»‹nh cÃ¡ch sáº¯p xáº¿p cÃ¡c sections (code, data, stack, heap) trong bá»™ nhá»›. Náº¿u cáº§n thay Ä‘á»•i Ä‘á»‹a chá»‰ bá»™ nhá»› máº·c Ä‘á»‹nh (vÃ­ dá»¥: code báº¯t Ä‘áº§u tá»« `0x80000000` thay vÃ¬ `0x00000000`), báº¡n cáº§n biáº¿t nÆ¡i sá»­a linker script trong source code cá»§a toolchain.

**Trong dá»± Ã¡n nÃ y:**
- âœ… Toolchain Ä‘Ã£ build vá»›i custom instructions
- âœ… Spike simulator há»— trá»£ execution testing
- â„¹ï¸ Linker script máº·c Ä‘á»‹nh phÃ¹ há»£p cho testing
- ðŸ“ Guide nÃ y Ä‘á»ƒ customize cho hardware thá»±c táº¿

## ðŸ“‚ Vá»‹ trÃ­ cÃ¡c file quan trá»ng

### 1. **Template chÃ­nh cá»§a linker script**
```
riscv-gnu-toolchain/binutils/ld/scripttempl/elf.sc
```
- Template chung cho táº¥t cáº£ kiáº¿n trÃºc ELF
- Äá»‹nh nghÄ©a cáº¥u trÃºc chung cá»§a linker script
- **Location:** `/home/minhoang/workspace/RISC-V/riscv-gnu-toolchain/binutils/ld/scripttempl/elf.sc`

### 2. **Tham sá»‘ riÃªng cho RISC-V 32-bit**
```
riscv-gnu-toolchain/binutils/ld/emulparams/elf32lriscv.sh
riscv-gnu-toolchain/binutils/ld/emulparams/elf32lriscv-defs.sh
```
- Chá»©a cÃ¡c thÃ´ng sá»‘ cá»¥ thá»ƒ cho RISC-V 32-bit
- Äá»‹a chá»‰ khá»Ÿi Ä‘áº§u, alignment, v.v.

### 3. **Tham sá»‘ riÃªng cho RISC-V 64-bit** â­
```
riscv-gnu-toolchain/binutils/ld/emulparams/elf64lriscv.sh
riscv-gnu-toolchain/binutils/ld/emulparams/elf64lriscv-defs.sh
```
- Chá»©a cÃ¡c thÃ´ng sá»‘ cá»¥ thá»ƒ cho RISC-V 64-bit
- **ÄÃ¢y lÃ  file chÃºng ta Ä‘ang dÃ¹ng** (vÃ¬ build rv64gc)
- **Full path:** `/home/minhoang/workspace/RISC-V/riscv-gnu-toolchain/binutils/ld/emulparams/elf64lriscv.sh`

### 4. **Generated linker scripts (sau khi build)**
```
/opt/riscv_custom/riscv64-unknown-elf/lib/ldscripts/
```
- Chá»©a cÃ¡c linker scripts Ä‘Ã£ Ä‘Æ°á»£c generate
- VÃ­ dá»¥: `elf64lriscv.x`, `elf64lriscv.xn`, `elf64lriscv.xr`, etc.
- ÄÃ¢y lÃ  scripts thá»±c táº¿ mÃ  `ld` sá»­ dá»¥ng khi link

## ðŸ” Xem linker script hiá»‡n táº¡i

### Lá»‡nh xem linker script máº·c Ä‘á»‹nh:
```bash
/opt/riscv_custom/bin/riscv64-unknown-elf-ld --verbose
```

Output sáº½ hiá»ƒn thá»‹ linker script Ä‘áº§y Ä‘á»§ mÃ  `ld` Ä‘ang sá»­ dá»¥ng, bao gá»“m:
- MEMORY regions (RAM, ROM, Flash)
- SECTIONS layout (.text, .data, .bss, .rodata, v.v.)
- Äá»‹a chá»‰ khá»Ÿi Ä‘áº§u cá»§a tá»«ng section
- Alignment requirements

### VÃ­ dá»¥ output quan trá»ng:
```
MEMORY
{
  RAM (xrw) : ORIGIN = 0x80000000, LENGTH = 128M
  ROM (rx)  : ORIGIN = 0x00000000, LENGTH = 64M
}

SECTIONS
{
  .text : { *(.text*) } > ROM
  .data : { *(.data*) } > RAM
  ...
}
```

## âš™ï¸ CÃ¡ch thay Ä‘á»•i Ä‘á»‹a chá»‰ bá»™ nhá»›

### **PhÆ°Æ¡ng phÃ¡p 1: Sá»­a trong source code (trÆ°á»›c khi build)**

1. **TÃ¬m file emulparams:**
```bash
cd /home/minhoang/workspace/RISC-V/riscv-gnu-toolchain/binutils/ld/emulparams
nano elf64lriscv.sh
```

2. **TÃ¬m vÃ  sá»­a cÃ¡c biáº¿n:**
```bash
TEXT_START_ADDR=0x80000000    # Äá»‹a chá»‰ báº¯t Ä‘áº§u cá»§a .text section
DATA_START_ADDR=0x80100000    # Äá»‹a chá»‰ báº¯t Ä‘áº§u cá»§a .data section
```

3. **Rebuild binutils:**
```bash
cd /home/minhoang/workspace/RISC-V/riscv-gnu-toolchain
make clean-binutils-newlib
make -j$(nproc)
```

### **PhÆ°Æ¡ng phÃ¡p 2: DÃ¹ng custom linker script (khÃ´ng cáº§n rebuild)**

1. **Xem linker script máº·c Ä‘á»‹nh:**
```bash
/opt/riscv_custom/bin/riscv64-unknown-elf-ld --verbose > default.ld
```

2. **Chá»‰nh sá»­a file `default.ld`:**
```ld
MEMORY
{
  /* Thay Ä‘á»•i Ä‘á»‹a chá»‰ theo hardware cá»§a báº¡n */
  RAM (xrw) : ORIGIN = 0x80000000, LENGTH = 512M
  ROM (rx)  : ORIGIN = 0x20000000, LENGTH = 128M
}

SECTIONS
{
  .text : { *(.text*) } > ROM
  .rodata : { *(.rodata*) } > ROM
  .data : { *(.data*) } > RAM AT> ROM
  .bss : { *(.bss*) } > RAM
  ...
}
```

3. **Sá»­ dá»¥ng custom linker script khi compile:**
```bash
/opt/riscv_custom/bin/riscv64-unknown-elf-gcc -T custom.ld main.c -o program.elf
```

## ðŸŽ¯ Use cases phá»• biáº¿n

### 1. **Spike Simulator (Our Setup)** â­
```ld
MEMORY
{
  RAM (rwx) : ORIGIN = 0x80000000, LENGTH = 128M
}

SECTIONS
{
  .text : { *(.text*) } > RAM
  .rodata : { *(.rodata*) } > RAM
  .data : { *(.data*) } > RAM
  .bss : { *(.bss*) } > RAM
}
```
- **DÃ¹ng cho:** Testing vá»›i Spike simulator vÃ  proxy kernel (pk)
- **Custom instructions:** mod, mul4, mul8, mul16 hoáº¡t Ä‘á»™ng bÃ¬nh thÆ°á»ng
- **Entry point:** Spike tá»± Ä‘á»™ng load tá»« ELF header

### 2. **Rocket-Chip / SiFive cores**
```ld
MEMORY
{
  ROM (rx)  : ORIGIN = 0x00001000, LENGTH = 16K    /* Boot ROM */
  RAM (rwx) : ORIGIN = 0x80000000, LENGTH = 512M   /* Main RAM */
}
```
- Code thÆ°á»ng báº¯t Ä‘áº§u tá»«: `0x80000000`
- RAM thÆ°á»ng á»Ÿ: `0x80000000 - 0x9FFFFFFF`
- Boot ROM: `0x00001000`
- **Use case:** FPGA implementations, SiFive HiFive boards

### 3. **Bare-metal embedded**
```ld
MEMORY
{
  FLASH (rx)  : ORIGIN = 0x00000000, LENGTH = 256K
  SRAM (rwx)  : ORIGIN = 0x20000000, LENGTH = 64K
  PERIPH (rw) : ORIGIN = 0x40000000, LENGTH = 512M
}

SECTIONS
{
  .text : { *(.text*) } > FLASH
  .rodata : { *(.rodata*) } > FLASH
  .data : { *(.data*) } > SRAM AT> FLASH
  .bss : { *(.bss*) } > SRAM
}
```
- Flash ROM: `0x00000000` (code stored here)
- SRAM: `0x20000000` (runtime data)
- Peripherals: `0x40000000` (UART, GPIO, etc.)
- **Use case:** Microcontrollers, custom ASIC

### 4. **QEMU RISC-V virt machine**
```ld
MEMORY
{
  RAM (rwx) : ORIGIN = 0x80000000, LENGTH = 128M
  PLIC      : ORIGIN = 0x0c000000, LENGTH = 0x4000000
  UART      : ORIGIN = 0x10000000, LENGTH = 0x100
}
```
- RAM: `0x80000000` (máº·c Ä‘á»‹nh 128MB, configurable)
- PLIC (interrupt controller): `0x0c000000`
- UART: `0x10000000`
- **Use case:** QEMU emulation, OS development

## ðŸ“‹ Checklist khi thay Ä‘á»•i linker script

### TrÆ°á»›c khi sá»­a:
- [ ] XÃ¡c Ä‘á»‹nh Ä‘á»‹a chá»‰ RAM/ROM cá»§a hardware target
- [ ] Backup linker script hiá»‡n táº¡i: `cp custom.ld custom.ld.backup`
- [ ] Äá»c datasheet cá»§a hardware Ä‘á»ƒ biáº¿t memory map

### Khi sá»­a:
- [ ] Kiá»ƒm tra alignment requirements (thÆ°á»ng 4-byte hoáº·c 8-byte cho RISC-V)
- [ ] Äáº£m báº£o cÃ¡c sections khÃ´ng overlap
- [ ] Verify ORIGIN + LENGTH khÃ´ng vÆ°á»£t quÃ¡ physical memory
- [ ] Check stack size Ä‘á»§ lá»›n (khuyáº¿n nghá»‹ >= 4KB)

### Sau khi sá»­a:
- [ ] Compile test program: `riscv64-unknown-elf-gcc -T custom.ld test.c -o test.elf`
- [ ] Check memory layout: `riscv64-unknown-elf-objdump -h test.elf`
- [ ] Verify addresses: `riscv64-unknown-elf-nm test.elf`
- [ ] Test trÃªn simulator trÆ°á»›c (Spike, QEMU)
- [ ] Test trÃªn hardware thá»±c táº¿

### Äáº·c biá»‡t cho custom instructions:
- [ ] Ensure .text section cÃ³ Ä‘á»§ khÃ´ng gian cho instructions
- [ ] Verify custom instructions (mod, mul4, mul8, mul16) Ä‘Æ°á»£c link Ä‘Ãºng
- [ ] Test execution trÃªn Spike: `spike pk test.elf`

## ðŸ”— TÃ i liá»‡u tham kháº£o

### Official Documentation:
1. **GNU LD Manual:**
   - https://sourceware.org/binutils/docs/ld/Scripts.html
   - Section: "Linker Scripts"

2. **RISC-V Toolchain GitHub:**
   - https://github.com/riscv-collab/riscv-gnu-toolchain
   - Example linker scripts in tests/

3. **RISC-V ISA Specification:**
   - https://riscv.org/specifications/
   - Memory model and addressing

### Practical Examples:
4. **SiFive Freedom E SDK:**
   - https://github.com/sifive/freedom-e-sdk
   - Real-world linker scripts cho HiFive1, HiFive Unleashed

5. **Spike Simulator:**
   - https://github.com/riscv-software-src/riscv-isa-sim
   - Memory layout documentation

6. **QEMU RISC-V:**
   - https://www.qemu.org/docs/master/system/target-riscv.html
   - Virtual machine memory maps

### Our Project Files:
- **Installation Guide:** `HUONG_DAN_CAI_DAT_CHI_TIET.md`
- **Project Report:** `BAO_CAO_HOAN_THANH.md`
- **Test Scripts:** `test_quick.sh`

## âš ï¸ LÆ°u Ã½ quan trá»ng

### 1. **Äá»‹a chá»‰ pháº£i khá»›p vá»›i hardware**
Náº¿u hardware báº¯t Ä‘áº§u RAM tá»« `0x80000000`, nhÆ°ng linker script Ä‘áº·t á»Ÿ `0x00000000`, chÆ°Æ¡ng trÃ¬nh sáº½ crash.

**Example:**
```c
// Hardware: RAM á»Ÿ 0x80000000
// Linker script sai: ORIGIN = 0x00000000
// Result: âŒ Crash khi access memory
```

### 2. **AT> directive cho .data section**
DÃ¹ng Ä‘á»ƒ load .data section vÃ o ROM nhÆ°ng run tá»« RAM:
```ld
.data : { 
    *(.data*) 
} > RAM AT> ROM
```

**Giáº£i thÃ­ch:**
- Code sáº½ copy .data tá»« ROM (non-volatile) sang RAM (faster access)
- Startup code (crt0.S) pháº£i implement copy nÃ y

### 3. **Startup code (crt0.S) pháº£i khá»›p vá»›i linker script**
Linker script Ä‘á»‹nh nghÄ©a symbols nhÆ° `_start`, `__bss_start`, `__bss_end`.  
Startup code pháº£i dÃ¹ng Ä‘Ãºng cÃ¡c symbols nÃ y.

### 4. **Stack pointer initialization**
```ld
/* Trong linker script */
__stack_top = ORIGIN(RAM) + LENGTH(RAM);

/* Trong startup code (crt0.S) */
la sp, __stack_top
```

### 5. **Custom instructions khÃ´ng áº£nh hÆ°á»Ÿng linker script**
CÃ¡c custom instructions (mod, mul4, mul8, mul16) chá»‰ lÃ  opcodes má»›i.  
Linker script khÃ´ng cáº§n thay Ä‘á»•i Ä‘á»ƒ support chÃºng.

**Chá»‰ cáº§n:**
- âœ… Assembler nháº­n diá»‡n instructions (Ä‘Ã£ cÃ³)
- âœ… Linker biáº¿t cÃ¡ch link code section bÃ¬nh thÆ°á»ng
- âœ… Simulator/hardware support execution

### 6. **Testing trÃªn Spike vs Hardware**
- **Spike:** Flexible memory, cÃ³ thá»ƒ run code á»Ÿ báº¥t ká»³ Ä‘á»‹a chá»‰ nÃ o
- **Hardware:** Strict memory map, pháº£i match datasheet

**Recommendation:** Test trÃªn Spike trÆ°á»›c, sau Ä‘Ã³ customize cho hardware.

### 7. **Sections order matters**
```ld
SECTIONS {
    .text   : { ... } > ROM   /* Code first */
    .rodata : { ... } > ROM   /* Read-only data */
    .data   : { ... } > RAM   /* Initialized data */
    .bss    : { ... } > RAM   /* Uninitialized data last */
}
```

Thá»© tá»± nÃ y quan trá»ng vÃ¬:
- .bss khÃ´ng chiáº¿m khÃ´ng gian trong ELF file
- .data cáº§n copy tá»« ROM sang RAM
- .text vÃ  .rodata immutable, cÃ³ thá»ƒ run-in-place

---

## ðŸ§ª Testing Linker Script Changes

### Test 1: Simple Program
```c
// test_linker.c
int global_var = 42;        // .data
int uninitialized;          // .bss
const int readonly = 100;   // .rodata

int main() {
    return global_var + readonly;  // .text
}
```

**Compile vÃ  check:**
```bash
riscv64-unknown-elf-gcc -T custom.ld test_linker.c -o test.elf
riscv64-unknown-elf-objdump -h test.elf  # Check section addresses
riscv64-unknown-elf-nm test.elf          # Check symbol addresses
```

### Test 2: Vá»›i Custom Instructions
```asm
; test_custom_linker.s
.text
.globl _start
_start:
    li a0, 17
    li a1, 5
    mod a2, a0, a1      # Custom instruction
    mul4 a3, a0, a1     # Custom instruction
```

**Build vÃ  verify:**
```bash
riscv64-unknown-elf-as test_custom_linker.s -o test.o
riscv64-unknown-elf-ld -T custom.ld test.o -o test.elf
riscv64-unknown-elf-objdump -d test.elf
spike pk test.elf  # Test execution
```

### Test 3: Memory Layout Verification
```bash
# Xem táº¥t cáº£ sections vÃ  addresses
riscv64-unknown-elf-readelf -S test.elf

# Check náº¿u sections overlap
riscv64-unknown-elf-size test.elf

# Verify entry point
riscv64-unknown-elf-readelf -h test.elf | grep Entry
```

---

## ðŸ’¡ Advanced Topics

### 1. **Multi-Region Linking**
Khi cÃ³ nhiá»u memory regions (Flash, SRAM, External RAM):

```ld
MEMORY {
    FLASH (rx)   : ORIGIN = 0x00000000, LENGTH = 512K
    SRAM (rwx)   : ORIGIN = 0x20000000, LENGTH = 128K
    EXTRAM (rwx) : ORIGIN = 0x60000000, LENGTH = 8M
}

SECTIONS {
    .text     : { *(.text*) } > FLASH
    .rodata   : { *(.rodata*) } > FLASH
    
    .data     : { *(.data*) } > SRAM AT> FLASH
    .bss      : { *(.bss*) } > SRAM
    
    .extdata  : { *(.extdata*) } > EXTRAM
}
```

**Use case:** Large buffers, DMA regions

### 2. **Section Attributes**
Äáº·t specific functions/variables vÃ o specific sections:

```c
// C code
__attribute__((section(".fast_code")))
void critical_function() { ... }

__attribute__((section(".ext_data")))
uint8_t large_buffer[1024*1024];
```

```ld
/* Linker script */
SECTIONS {
    .fast_code : { *(.fast_code*) } > SRAM
    .ext_data  : { *(.ext_data*) } > EXTRAM
}
```

### 3. **Alignment vÃ  Padding**
```ld
.data : ALIGN(8) {
    *(.data*)
    . = ALIGN(16);  /* Pad to 16-byte boundary */
} > RAM
```

### 4. **Keep Unused Sections**
```ld
SECTIONS {
    .text : {
        KEEP(*(.isr_vector))  /* Don't optimize away interrupt vectors */
        *(.text*)
    } > FLASH
}
```

---

## ðŸ“Š Example: Complete Linker Script for Custom RISC-V Board

```ld
/* custom_board.ld - Complete example */

OUTPUT_ARCH("riscv")
ENTRY(_start)

MEMORY {
    FLASH (rx)   : ORIGIN = 0x00000000, LENGTH = 1M
    RAM (rwx)    : ORIGIN = 0x80000000, LENGTH = 256K
}

SECTIONS {
    /* Code section */
    .text : {
        KEEP(*(.isr_vector))
        *(.text.startup)
        *(.text*)
        *(.gnu.linkonce.t*)
    } > FLASH

    /* Read-only data */
    .rodata : {
        *(.rodata*)
        *(.gnu.linkonce.r*)
    } > FLASH
    
    /* Initialized data (load in FLASH, run in RAM) */
    .data : {
        __data_start__ = .;
        *(.data*)
        *(.gnu.linkonce.d*)
        . = ALIGN(8);
        __data_end__ = .;
    } > RAM AT> FLASH
    
    __data_load_start__ = LOADADDR(.data);
    
    /* Uninitialized data */
    .bss : {
        __bss_start__ = .;
        *(.bss*)
        *(COMMON)
        . = ALIGN(8);
        __bss_end__ = .;
    } > RAM
    
    /* Stack (grows downward) */
    .stack : {
        . = ALIGN(16);
        . += 4K;  /* 4KB stack */
        __stack_top__ = .;
    } > RAM
    
    /* Heap (optional) */
    .heap : {
        __heap_start__ = .;
        . += 8K;  /* 8KB heap */
        __heap_end__ = .;
    } > RAM
}
```

**Startup code tÆ°Æ¡ng á»©ng (crt0.S):**
```asm
.section .text.startup
.globl _start
_start:
    # Setup stack
    la sp, __stack_top__
    
    # Copy .data from FLASH to RAM
    la t0, __data_load_start__
    la t1, __data_start__
    la t2, __data_end__
1:
    beq t1, t2, 2f
    lw t3, 0(t0)
    sw t3, 0(t1)
    addi t0, t0, 4
    addi t1, t1, 4
    j 1b
2:
    # Clear .bss
    la t0, __bss_start__
    la t1, __bss_end__
3:
    beq t0, t1, 4f
    sw zero, 0(t0)
    addi t0, t0, 4
    j 3b
4:
    # Call main
    call main
    
    # Infinite loop if main returns
5:  j 5b
```

---

**ðŸ“… NgÃ y cáº­p nháº­t:** 28/10/2025  
**âœ… Tráº¡ng thÃ¡i:** 
- Toolchain build hoÃ n thÃ nh vá»›i 4 custom instructions
- Spike simulator Ä‘Ã£ tÃ­ch há»£p support
- Linker script máº·c Ä‘á»‹nh hoáº¡t Ä‘á»™ng tá»‘t cho testing
- Guide nÃ y cho advanced customization

**ðŸŽ¯ Má»¥c Ä‘Ã­ch:** 
- Tham kháº£o khi deploy lÃªn hardware thá»±c táº¿
- Customize memory layout cho boards cá»¥ thá»ƒ
- Optimize performance vá»›i section placement

**ðŸ”— Related Files:**
- [Installation Guide](HUONG_DAN_CAI_DAT_CHI_TIET.md) - Complete setup tá»« Ä‘áº§u
- [Project Report](BAO_CAO_HOAN_THANH.md) - Executive summary
- [Push Guide](PUSH_TO_GITHUB.md) - How to share this project

---

**ðŸ“§ Questions?** Check troubleshooting section trong `HUONG_DAN_CAI_DAT_CHI_TIET.md`
