{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655552595630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655552595632 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "exp EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design exp" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1655552595987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655552596048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655552596049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655552596267 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655552596274 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[6\] PIN_D3 " "Can't place node \"out13_10\[6\]\" -- illegal location assignment PIN_D3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[6\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596463 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[5\] PIN_E4 " "Can't place node \"out13_10\[5\]\" -- illegal location assignment PIN_E4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[5\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596463 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[4\] PIN_E3 " "Can't place node \"out13_10\[4\]\" -- illegal location assignment PIN_E3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[4\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596464 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[3\] PIN_C1 " "Can't place node \"out13_10\[3\]\" -- illegal location assignment PIN_C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[3\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596635 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[2\] PIN_C2 " "Can't place node \"out13_10\[2\]\" -- illegal location assignment PIN_C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[2\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[1\] PIN_G6 " "Can't place node \"out13_10\[1\]\" -- illegal location assignment PIN_G6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[1\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out13_10\[0\] PIN_G5 " "Can't place node \"out13_10\[0\]\" -- illegal location assignment PIN_G5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out13_10[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out13_10\[0\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 184 1400 1576 200 "out13_10" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[6\] PIN_D4 " "Can't place node \"out17_14\[6\]\" -- illegal location assignment PIN_D4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[6\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[5\] PIN_F3 " "Can't place node \"out17_14\[5\]\" -- illegal location assignment PIN_F3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[5\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[4\] PIN_L8 " "Can't place node \"out17_14\[4\]\" -- illegal location assignment PIN_L8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[4\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[3\] PIN_J4 " "Can't place node \"out17_14\[3\]\" -- illegal location assignment PIN_J4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[3\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596639 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[2\] PIN_D6 " "Can't place node \"out17_14\[2\]\" -- illegal location assignment PIN_D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[2\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596639 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[1\] PIN_D5 " "Can't place node \"out17_14\[1\]\" -- illegal location assignment PIN_D5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[1\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596639 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out17_14\[0\] PIN_F4 " "Can't place node \"out17_14\[0\]\" -- illegal location assignment PIN_F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out17_14[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out17_14\[0\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 72 1360 1536 88 "out17_14" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596640 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[6\] PIN_E2 " "Can't place node \"out5_2\[6\]\" -- illegal location assignment PIN_E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[6\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596640 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[5\] PIN_F1 " "Can't place node \"out5_2\[5\]\" -- illegal location assignment PIN_F1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[5\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596641 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[4\] PIN_F2 " "Can't place node \"out5_2\[4\]\" -- illegal location assignment PIN_F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[4\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596641 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[3\] PIN_H1 " "Can't place node \"out5_2\[3\]\" -- illegal location assignment PIN_H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[3\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596641 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[2\] PIN_H2 " "Can't place node \"out5_2\[2\]\" -- illegal location assignment PIN_H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[2\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596643 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[1\] PIN_J1 " "Can't place node \"out5_2\[1\]\" -- illegal location assignment PIN_J1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[1\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596643 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out5_2\[0\] PIN_J2 " "Can't place node \"out5_2\[0\]\" -- illegal location assignment PIN_J2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out5_2[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out5_2\[0\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 1376 1552 440 "out5_2" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596643 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[6\] PIN_D1 " "Can't place node \"out9_6\[6\]\" -- illegal location assignment PIN_D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[6\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596643 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[5\] PIN_D2 " "Can't place node \"out9_6\[5\]\" -- illegal location assignment PIN_D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[5\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596644 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[4\] PIN_G3 " "Can't place node \"out9_6\[4\]\" -- illegal location assignment PIN_G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[4\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596645 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[3\] PIN_H4 " "Can't place node \"out9_6\[3\]\" -- illegal location assignment PIN_H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[3\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596645 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[2\] PIN_H5 " "Can't place node \"out9_6\[2\]\" -- illegal location assignment PIN_H5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[2\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596645 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[1\] PIN_H6 " "Can't place node \"out9_6\[1\]\" -- illegal location assignment PIN_H6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[1\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596646 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "out9_6\[0\] PIN_E1 " "Can't place node \"out9_6\[0\]\" -- illegal location assignment PIN_E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { out9_6[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out9_6\[0\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 304 1376 1552 320 "out9_6" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596646 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "usedW\[3\] PIN_V21 " "Can't place node \"usedW\[3\]\" -- illegal location assignment PIN_V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { usedW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usedW\[3\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 336 872 1048 352 "usedW" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596647 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "usedW\[2\] PIN_V22 " "Can't place node \"usedW\[2\]\" -- illegal location assignment PIN_V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { usedW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usedW\[2\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 336 872 1048 352 "usedW" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "usedW\[1\] PIN_U21 " "Can't place node \"usedW\[1\]\" -- illegal location assignment PIN_U21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { usedW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usedW\[1\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 336 872 1048 352 "usedW" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "usedW\[0\] PIN_U22 " "Can't place node \"usedW\[0\]\" -- illegal location assignment PIN_U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { usedW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usedW\[0\]" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 336 872 1048 352 "usedW" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk PIN_L1 " "Can't place node \"clk\" -- illegal location assignment PIN_L1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 160 -240 -72 176 "clk" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596648 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "rst PIN_L2 " "Can't place node \"rst\" -- illegal location assignment PIN_L2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 344 -232 -64 360 "rst" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596650 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "read PIN_M2 " "Can't place node \"read\" -- illegal location assignment PIN_M2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { read } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "read" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 424 -240 -72 440 "read" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596650 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "start PIN_M1 " "Can't place node \"start\" -- illegal location assignment PIN_M1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { start } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } } { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { { 360 -216 -48 376 "start" "" } } } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552596650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655552596650 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1655552597065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 37 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 37 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655552598180 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 18 16:13:18 2022 " "Processing ended: Sat Jun 18 16:13:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655552598180 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655552598180 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655552598180 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655552598180 ""}
