
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     6    0.02    0.08    0.06    2.06 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.08    0.00    2.06 ^ _235_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.47    0.41    2.46 ^ _235_/X (sky130_fd_sc_hd__buf_1)
                                         _066_ (net)
                  0.47    0.00    2.46 ^ _236_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.44    0.44    2.90 ^ _236_/X (sky130_fd_sc_hd__buf_1)
                                         _067_ (net)
                  0.44    0.00    2.90 ^ _245_/S1 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.38    3.29 v _245_/X (sky130_fd_sc_hd__mux4_2)
                                         _075_ (net)
                  0.08    0.00    3.29 v _250_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.58 v _250_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[1] (net)
                  0.11    0.00    3.59 v readData2[1] (out)
                                  3.59   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     6    0.02    0.08    0.06    2.06 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.08    0.00    2.06 ^ _235_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.47    0.41    2.46 ^ _235_/X (sky130_fd_sc_hd__buf_1)
                                         _066_ (net)
                  0.47    0.00    2.46 ^ _236_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.44    0.44    2.90 ^ _236_/X (sky130_fd_sc_hd__buf_1)
                                         _067_ (net)
                  0.44    0.00    2.90 ^ _237_/S1 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.38    3.28 v _237_/X (sky130_fd_sc_hd__mux4_2)
                                         _068_ (net)
                  0.08    0.00    3.28 v _244_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.58 v _244_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[0] (net)
                  0.11    0.00    3.59 v readData2[0] (out)
                                  3.59   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     6    0.02    0.08    0.06    2.06 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.08    0.00    2.06 ^ _289_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.46    0.40    2.46 ^ _289_/X (sky130_fd_sc_hd__buf_1)
                                         _112_ (net)
                  0.46    0.00    2.46 ^ _290_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.44    0.44    2.89 ^ _290_/X (sky130_fd_sc_hd__buf_1)
                                         _113_ (net)
                  0.44    0.00    2.90 ^ _299_/S1 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.38    3.28 v _299_/X (sky130_fd_sc_hd__mux4_2)
                                         _121_ (net)
                  0.08    0.00    3.28 v _304_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.58 v _304_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[1] (net)
                  0.10    0.00    3.58 v readData1[1] (out)
                                  3.58   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     6    0.02    0.08    0.06    2.06 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.08    0.00    2.06 ^ _289_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.46    0.40    2.46 ^ _289_/X (sky130_fd_sc_hd__buf_1)
                                         _112_ (net)
                  0.46    0.00    2.46 ^ _290_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.44    0.44    2.89 ^ _290_/X (sky130_fd_sc_hd__buf_1)
                                         _113_ (net)
                  0.44    0.00    2.90 ^ _291_/S1 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.38    3.28 v _291_/X (sky130_fd_sc_hd__mux4_2)
                                         _114_ (net)
                  0.08    0.00    3.28 v _298_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.58 v _298_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[0] (net)
                  0.11    0.00    3.58 v readData1[0] (out)
                                  3.58   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _323_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _323_/X (sky130_fd_sc_hd__mux4_2)
                                         _141_ (net)
                  0.08    0.00    3.26 v _328_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.56 v _328_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[5] (net)
                  0.11    0.00    3.56 v readData1[5] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _269_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _269_/X (sky130_fd_sc_hd__mux4_2)
                                         _095_ (net)
                  0.08    0.00    3.26 v _274_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.56 v _274_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[5] (net)
                  0.10    0.00    3.56 v readData2[5] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _311_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _311_/X (sky130_fd_sc_hd__mux4_2)
                                         _131_ (net)
                  0.08    0.00    3.26 v _316_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.56 v _316_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[3] (net)
                  0.11    0.00    3.56 v readData1[3] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _257_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _257_/X (sky130_fd_sc_hd__mux4_2)
                                         _085_ (net)
                  0.08    0.00    3.26 v _262_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.56 v _262_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[3] (net)
                  0.11    0.00    3.56 v readData2[3] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _317_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _317_/X (sky130_fd_sc_hd__mux4_2)
                                         _136_ (net)
                  0.08    0.00    3.26 v _322_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.56 v _322_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[4] (net)
                  0.10    0.00    3.56 v readData1[4] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _335_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _335_/X (sky130_fd_sc_hd__mux4_2)
                                         _151_ (net)
                  0.08    0.00    3.26 v _340_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.11    0.30    3.56 v _340_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[7] (net)
                  0.11    0.00    3.56 v readData1[7] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _263_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _263_/X (sky130_fd_sc_hd__mux4_2)
                                         _090_ (net)
                  0.08    0.00    3.26 v _268_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.56 v _268_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[4] (net)
                  0.10    0.00    3.56 v readData2[4] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _281_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _281_/X (sky130_fd_sc_hd__mux4_2)
                                         _105_ (net)
                  0.08    0.00    3.26 v _286_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.56 v _286_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[7] (net)
                  0.10    0.00    3.56 v readData2[7] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _329_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _329_/X (sky130_fd_sc_hd__mux4_2)
                                         _146_ (net)
                  0.08    0.00    3.26 v _334_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.56 v _334_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[6] (net)
                  0.10    0.00    3.56 v readData1[6] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.08    0.00    2.06 ^ _288_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         _111_ (net)
                  0.72    0.00    2.65 ^ _305_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _305_/X (sky130_fd_sc_hd__mux4_2)
                                         _126_ (net)
                  0.08    0.00    3.26 v _310_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.55 v _310_/X (sky130_fd_sc_hd__o21a_2)
                                         readData1[2] (net)
                  0.10    0.00    3.56 v readData1[2] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _275_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _275_/X (sky130_fd_sc_hd__mux4_2)
                                         _100_ (net)
                  0.08    0.00    3.26 v _280_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.55 v _280_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[6] (net)
                  0.10    0.00    3.56 v readData2[6] (out)
                                  3.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     5    0.02    0.08    0.06    2.06 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.08    0.00    2.06 ^ _234_/A (sky130_fd_sc_hd__buf_1)
    10    0.06    0.72    0.59    2.65 ^ _234_/X (sky130_fd_sc_hd__buf_1)
                                         _065_ (net)
                  0.72    0.00    2.65 ^ _251_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.61    3.26 v _251_/X (sky130_fd_sc_hd__mux4_2)
                                         _080_ (net)
                  0.08    0.00    3.26 v _256_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.04    0.10    0.30    3.55 v _256_/X (sky130_fd_sc_hd__o21a_2)
                                         readData2[2] (net)
                  0.10    0.00    3.55 v readData2[2] (out)
                                  3.55   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _441_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _441_/X (sky130_fd_sc_hd__mux2_2)
                                         _211_ (net)
                  0.05    0.00    3.29 v _442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _442_/X (sky130_fd_sc_hd__buf_1)
                                         _045_ (net)
                  0.02    0.00    3.38 v _527_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _443_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _443_/X (sky130_fd_sc_hd__mux2_2)
                                         _212_ (net)
                  0.05    0.00    3.29 v _444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _444_/X (sky130_fd_sc_hd__buf_1)
                                         _046_ (net)
                  0.02    0.00    3.38 v _528_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _445_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _445_/X (sky130_fd_sc_hd__mux2_2)
                                         _213_ (net)
                  0.05    0.00    3.29 v _446_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _446_/X (sky130_fd_sc_hd__buf_1)
                                         _047_ (net)
                  0.02    0.00    3.38 v _529_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _439_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _439_/X (sky130_fd_sc_hd__mux2_2)
                                         _210_ (net)
                  0.05    0.00    3.29 v _440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _440_/X (sky130_fd_sc_hd__buf_1)
                                         _044_ (net)
                  0.02    0.00    3.38 v _526_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _437_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _437_/X (sky130_fd_sc_hd__mux2_2)
                                         _209_ (net)
                  0.05    0.00    3.29 v _438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _438_/X (sky130_fd_sc_hd__buf_1)
                                         _043_ (net)
                  0.02    0.00    3.38 v _525_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _431_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _431_/X (sky130_fd_sc_hd__mux2_2)
                                         _206_ (net)
                  0.05    0.00    3.29 v _432_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _432_/X (sky130_fd_sc_hd__buf_1)
                                         _040_ (net)
                  0.02    0.00    3.38 v _522_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _435_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _435_/X (sky130_fd_sc_hd__mux2_2)
                                         _208_ (net)
                  0.05    0.00    3.29 v _436_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _436_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.02    0.00    3.38 v _524_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _429_/A (sky130_fd_sc_hd__or4b_2)
     1    0.00    0.10    0.68    2.71 v _429_/X (sky130_fd_sc_hd__or4b_2)
                                         _204_ (net)
                  0.10    0.00    2.71 v _430_/A (sky130_fd_sc_hd__buf_1)
     8    0.03    0.20    0.25    2.96 v _430_/X (sky130_fd_sc_hd__buf_1)
                                         _205_ (net)
                  0.20    0.00    2.96 v _433_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.33    3.29 v _433_/X (sky130_fd_sc_hd__mux2_2)
                                         _207_ (net)
                  0.05    0.00    3.29 v _434_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.38 v _434_/X (sky130_fd_sc_hd__buf_1)
                                         _041_ (net)
                  0.02    0.00    3.38 v _523_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.38   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _396_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.11 v _396_/X (sky130_fd_sc_hd__mux2_2)
                                         _187_ (net)
                  0.05    0.00    3.11 v _397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _397_/X (sky130_fd_sc_hd__buf_1)
                                         _024_ (net)
                  0.02    0.00    3.20 v _506_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _398_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _398_/X (sky130_fd_sc_hd__mux2_2)
                                         _188_ (net)
                  0.05    0.00    3.11 v _399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _399_/X (sky130_fd_sc_hd__buf_1)
                                         _025_ (net)
                  0.02    0.00    3.20 v _507_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _402_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _402_/X (sky130_fd_sc_hd__mux2_2)
                                         _190_ (net)
                  0.05    0.00    3.11 v _403_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _403_/X (sky130_fd_sc_hd__buf_1)
                                         _027_ (net)
                  0.02    0.00    3.20 v _509_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _400_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _400_/X (sky130_fd_sc_hd__mux2_2)
                                         _189_ (net)
                  0.05    0.00    3.11 v _401_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _401_/X (sky130_fd_sc_hd__buf_1)
                                         _026_ (net)
                  0.02    0.00    3.20 v _508_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _410_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _410_/X (sky130_fd_sc_hd__mux2_2)
                                         _194_ (net)
                  0.05    0.00    3.11 v _411_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _411_/X (sky130_fd_sc_hd__buf_1)
                                         _031_ (net)
                  0.02    0.00    3.20 v _513_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _404_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _404_/X (sky130_fd_sc_hd__mux2_2)
                                         _191_ (net)
                  0.05    0.00    3.11 v _405_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _405_/X (sky130_fd_sc_hd__buf_1)
                                         _028_ (net)
                  0.02    0.00    3.20 v _510_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _406_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _406_/X (sky130_fd_sc_hd__mux2_2)
                                         _192_ (net)
                  0.05    0.00    3.11 v _407_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.20 v _407_/X (sky130_fd_sc_hd__buf_1)
                                         _029_ (net)
                  0.02    0.00    3.20 v _511_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.04    0.00    2.03 v _394_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _394_/X (sky130_fd_sc_hd__and4b_2)
                                         _185_ (net)
                  0.05    0.00    2.29 ^ _395_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _395_/X (sky130_fd_sc_hd__buf_1)
                                         _186_ (net)
                  0.49    0.00    2.71 ^ _408_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _408_/X (sky130_fd_sc_hd__mux2_2)
                                         _193_ (net)
                  0.05    0.00    3.11 v _409_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _409_/X (sky130_fd_sc_hd__buf_1)
                                         _030_ (net)
                  0.02    0.00    3.19 v _512_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _371_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _371_/X (sky130_fd_sc_hd__mux2_2)
                                         _173_ (net)
                  0.05    0.00    3.11 v _372_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _372_/X (sky130_fd_sc_hd__buf_1)
                                         _013_ (net)
                  0.02    0.00    3.19 v _495_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _367_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.11 v _367_/X (sky130_fd_sc_hd__mux2_2)
                                         _171_ (net)
                  0.05    0.00    3.11 v _368_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _368_/X (sky130_fd_sc_hd__buf_1)
                                         _011_ (net)
                  0.02    0.00    3.19 v _493_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _472_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.10 v _472_/X (sky130_fd_sc_hd__mux2_2)
                                         _228_ (net)
                  0.05    0.00    3.10 v _473_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _473_/X (sky130_fd_sc_hd__buf_1)
                                         _059_ (net)
                  0.02    0.00    3.19 v _541_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _363_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _363_/X (sky130_fd_sc_hd__mux2_2)
                                         _169_ (net)
                  0.05    0.00    3.10 v _364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _364_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.02    0.00    3.19 v _491_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _361_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _361_/X (sky130_fd_sc_hd__mux2_2)
                                         _168_ (net)
                  0.05    0.00    3.10 v _362_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _362_/X (sky130_fd_sc_hd__buf_1)
                                         _008_ (net)
                  0.02    0.00    3.19 v _490_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _476_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.10 v _476_/X (sky130_fd_sc_hd__mux2_2)
                                         _230_ (net)
                  0.05    0.00    3.10 v _477_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _477_/X (sky130_fd_sc_hd__buf_1)
                                         _061_ (net)
                  0.02    0.00    3.19 v _543_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _369_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _369_/X (sky130_fd_sc_hd__mux2_2)
                                         _172_ (net)
                  0.05    0.00    3.10 v _370_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _370_/X (sky130_fd_sc_hd__buf_1)
                                         _012_ (net)
                  0.02    0.00    3.19 v _494_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _365_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _365_/X (sky130_fd_sc_hd__mux2_2)
                                         _170_ (net)
                  0.05    0.00    3.10 v _366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _366_/X (sky130_fd_sc_hd__buf_1)
                                         _010_ (net)
                  0.02    0.00    3.19 v _492_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _468_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.10 v _468_/X (sky130_fd_sc_hd__mux2_2)
                                         _226_ (net)
                  0.05    0.00    3.10 v _469_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _469_/X (sky130_fd_sc_hd__buf_1)
                                         _057_ (net)
                  0.02    0.00    3.19 v _539_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _373_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _373_/X (sky130_fd_sc_hd__mux2_2)
                                         _174_ (net)
                  0.05    0.00    3.10 v _374_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _374_/X (sky130_fd_sc_hd__buf_1)
                                         _014_ (net)
                  0.02    0.00    3.19 v _496_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _359_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _359_/X (sky130_fd_sc_hd__and4b_2)
                                         _166_ (net)
                  0.05    0.00    2.29 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.49    0.41    2.70 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         _167_ (net)
                  0.49    0.00    2.70 ^ _375_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _375_/X (sky130_fd_sc_hd__mux2_2)
                                         _175_ (net)
                  0.05    0.00    3.10 v _376_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _376_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.02    0.00    3.19 v _497_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _480_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _480_/X (sky130_fd_sc_hd__mux2_2)
                                         _232_ (net)
                  0.05    0.00    3.10 v _481_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _481_/X (sky130_fd_sc_hd__buf_1)
                                         _063_ (net)
                  0.02    0.00    3.19 v _545_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _478_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _478_/X (sky130_fd_sc_hd__mux2_2)
                                         _231_ (net)
                  0.05    0.00    3.10 v _479_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _479_/X (sky130_fd_sc_hd__buf_1)
                                         _062_ (net)
                  0.02    0.00    3.19 v _544_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _466_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _466_/X (sky130_fd_sc_hd__mux2_2)
                                         _225_ (net)
                  0.05    0.00    3.10 v _467_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _467_/X (sky130_fd_sc_hd__buf_1)
                                         _056_ (net)
                  0.02    0.00    3.19 v _538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _474_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _474_/X (sky130_fd_sc_hd__mux2_2)
                                         _229_ (net)
                  0.05    0.00    3.10 v _475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _475_/X (sky130_fd_sc_hd__buf_1)
                                         _060_ (net)
                  0.02    0.00    3.19 v _542_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: regWrite (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     8    0.02    0.08    0.06    2.06 ^ regWrite (in)
                                         regWrite (net)
                  0.08    0.00    2.06 ^ _464_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    2.28 ^ _464_/X (sky130_fd_sc_hd__and4_2)
                                         _223_ (net)
                  0.05    0.00    2.28 ^ _465_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.50    0.42    2.70 ^ _465_/X (sky130_fd_sc_hd__buf_1)
                                         _224_ (net)
                  0.50    0.00    2.70 ^ _470_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _470_/X (sky130_fd_sc_hd__mux2_2)
                                         _227_ (net)
                  0.05    0.00    3.10 v _471_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.19 v _471_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.02    0.00    3.19 v _540_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _345_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _345_/X (sky130_fd_sc_hd__mux2_2)
                                         _159_ (net)
                  0.05    0.00    3.10 v _346_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _346_/X (sky130_fd_sc_hd__buf_1)
                                         _001_ (net)
                  0.02    0.00    3.18 v _483_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _357_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _357_/X (sky130_fd_sc_hd__mux2_2)
                                         _165_ (net)
                  0.05    0.00    3.10 v _358_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _358_/X (sky130_fd_sc_hd__buf_1)
                                         _007_ (net)
                  0.02    0.00    3.18 v _489_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _347_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _347_/X (sky130_fd_sc_hd__mux2_2)
                                         _160_ (net)
                  0.05    0.00    3.10 v _348_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _348_/X (sky130_fd_sc_hd__buf_1)
                                         _002_ (net)
                  0.02    0.00    3.18 v _484_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _353_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _353_/X (sky130_fd_sc_hd__mux2_2)
                                         _163_ (net)
                  0.05    0.00    3.10 v _354_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _354_/X (sky130_fd_sc_hd__buf_1)
                                         _005_ (net)
                  0.02    0.00    3.18 v _487_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _349_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _349_/X (sky130_fd_sc_hd__mux2_2)
                                         _161_ (net)
                  0.05    0.00    3.10 v _350_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _350_/X (sky130_fd_sc_hd__buf_1)
                                         _003_ (net)
                  0.02    0.00    3.18 v _485_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _355_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _355_/X (sky130_fd_sc_hd__mux2_2)
                                         _164_ (net)
                  0.05    0.00    3.10 v _356_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _356_/X (sky130_fd_sc_hd__buf_1)
                                         _006_ (net)
                  0.02    0.00    3.18 v _488_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _351_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _351_/X (sky130_fd_sc_hd__mux2_2)
                                         _162_ (net)
                  0.05    0.00    3.10 v _352_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _352_/X (sky130_fd_sc_hd__buf_1)
                                         _004_ (net)
                  0.02    0.00    3.18 v _486_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _341_/A_N (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.05    0.26    2.29 ^ _341_/X (sky130_fd_sc_hd__and4b_2)
                                         _156_ (net)
                  0.05    0.00    2.29 ^ _342_/A (sky130_fd_sc_hd__buf_1)
     8    0.04    0.48    0.40    2.69 ^ _342_/X (sky130_fd_sc_hd__buf_1)
                                         _157_ (net)
                  0.48    0.00    2.69 ^ _343_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.40    3.10 v _343_/X (sky130_fd_sc_hd__mux2_2)
                                         _158_ (net)
                  0.05    0.00    3.10 v _344_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    3.18 v _344_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.02    0.00    3.18 v _482_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.49   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _415_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _415_/X (sky130_fd_sc_hd__mux2_2)
                                         _197_ (net)
                  0.05    0.00    2.88 v _416_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _416_/X (sky130_fd_sc_hd__buf_1)
                                         _033_ (net)
                  0.02    0.00    2.97 v _515_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _413_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _413_/X (sky130_fd_sc_hd__mux2_2)
                                         _196_ (net)
                  0.05    0.00    2.88 v _414_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _414_/X (sky130_fd_sc_hd__buf_1)
                                         _032_ (net)
                  0.02    0.00    2.97 v _514_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _417_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _417_/X (sky130_fd_sc_hd__mux2_2)
                                         _198_ (net)
                  0.05    0.00    2.88 v _418_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _418_/X (sky130_fd_sc_hd__buf_1)
                                         _034_ (net)
                  0.02    0.00    2.97 v _516_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _419_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _419_/X (sky130_fd_sc_hd__mux2_2)
                                         _199_ (net)
                  0.05    0.00    2.88 v _420_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _420_/X (sky130_fd_sc_hd__buf_1)
                                         _035_ (net)
                  0.02    0.00    2.97 v _517_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _427_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _427_/X (sky130_fd_sc_hd__mux2_2)
                                         _203_ (net)
                  0.05    0.00    2.88 v _428_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _428_/X (sky130_fd_sc_hd__buf_1)
                                         _039_ (net)
                  0.02    0.00    2.97 v _521_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _421_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _421_/X (sky130_fd_sc_hd__mux2_2)
                                         _200_ (net)
                  0.05    0.00    2.88 v _422_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _422_/X (sky130_fd_sc_hd__buf_1)
                                         _036_ (net)
                  0.02    0.00    2.97 v _518_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _423_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _423_/X (sky130_fd_sc_hd__mux2_2)
                                         _201_ (net)
                  0.05    0.00    2.88 v _424_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _424_/X (sky130_fd_sc_hd__buf_1)
                                         _037_ (net)
                  0.02    0.00    2.97 v _519_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _412_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.25    0.47    2.50 ^ _412_/X (sky130_fd_sc_hd__and4bb_2)
                                         _195_ (net)
                  0.25    0.00    2.50 ^ _425_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.88 v _425_/X (sky130_fd_sc_hd__mux2_2)
                                         _202_ (net)
                  0.05    0.00    2.88 v _426_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.97 v _426_/X (sky130_fd_sc_hd__buf_1)
                                         _038_ (net)
                  0.02    0.00    2.97 v _520_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.97   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _378_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _378_/X (sky130_fd_sc_hd__mux2_2)
                                         _177_ (net)
                  0.05    0.00    2.87 v _379_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _379_/X (sky130_fd_sc_hd__buf_1)
                                         _016_ (net)
                  0.02    0.00    2.96 v _498_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _384_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _384_/X (sky130_fd_sc_hd__mux2_2)
                                         _180_ (net)
                  0.05    0.00    2.87 v _385_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _385_/X (sky130_fd_sc_hd__buf_1)
                                         _019_ (net)
                  0.02    0.00    2.96 v _501_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _390_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _390_/X (sky130_fd_sc_hd__mux2_2)
                                         _183_ (net)
                  0.05    0.00    2.87 v _391_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _391_/X (sky130_fd_sc_hd__buf_1)
                                         _022_ (net)
                  0.02    0.00    2.96 v _504_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _392_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _392_/X (sky130_fd_sc_hd__mux2_2)
                                         _184_ (net)
                  0.05    0.00    2.87 v _393_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _393_/X (sky130_fd_sc_hd__buf_1)
                                         _023_ (net)
                  0.02    0.00    2.96 v _505_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _382_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _382_/X (sky130_fd_sc_hd__mux2_2)
                                         _179_ (net)
                  0.05    0.00    2.87 v _383_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _383_/X (sky130_fd_sc_hd__buf_1)
                                         _018_ (net)
                  0.02    0.00    2.96 v _500_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _386_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _386_/X (sky130_fd_sc_hd__mux2_2)
                                         _181_ (net)
                  0.05    0.00    2.87 v _387_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _387_/X (sky130_fd_sc_hd__buf_1)
                                         _020_ (net)
                  0.02    0.00    2.96 v _502_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _388_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _388_/X (sky130_fd_sc_hd__mux2_2)
                                         _182_ (net)
                  0.05    0.00    2.87 v _389_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _389_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.02    0.00    2.96 v _503_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.03 v _377_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.24    0.47    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_2)
                                         _176_ (net)
                  0.24    0.00    2.49 ^ _380_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38    2.87 v _380_/X (sky130_fd_sc_hd__mux2_2)
                                         _178_ (net)
                  0.05    0.00    2.87 v _381_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.96 v _381_/X (sky130_fd_sc_hd__buf_1)
                                         _017_ (net)
                  0.02    0.00    2.96 v _499_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.72   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _448_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _448_/X (sky130_fd_sc_hd__mux2_2)
                                         _215_ (net)
                  0.05    0.00    2.85 v _449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _449_/X (sky130_fd_sc_hd__buf_1)
                                         _048_ (net)
                  0.02    0.00    2.94 v _530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _450_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _450_/X (sky130_fd_sc_hd__mux2_2)
                                         _216_ (net)
                  0.05    0.00    2.85 v _451_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _451_/X (sky130_fd_sc_hd__buf_1)
                                         _049_ (net)
                  0.02    0.00    2.94 v _531_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _462_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _462_/X (sky130_fd_sc_hd__mux2_2)
                                         _222_ (net)
                  0.05    0.00    2.85 v _463_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _463_/X (sky130_fd_sc_hd__buf_1)
                                         _055_ (net)
                  0.02    0.00    2.94 v _537_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _454_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _454_/X (sky130_fd_sc_hd__mux2_2)
                                         _218_ (net)
                  0.05    0.00    2.85 v _455_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _455_/X (sky130_fd_sc_hd__buf_1)
                                         _051_ (net)
                  0.02    0.00    2.94 v _533_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _452_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _452_/X (sky130_fd_sc_hd__mux2_2)
                                         _217_ (net)
                  0.05    0.00    2.85 v _453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _453_/X (sky130_fd_sc_hd__buf_1)
                                         _050_ (net)
                  0.02    0.00    2.94 v _532_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _456_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _456_/X (sky130_fd_sc_hd__mux2_2)
                                         _219_ (net)
                  0.05    0.00    2.85 v _457_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _457_/X (sky130_fd_sc_hd__buf_1)
                                         _052_ (net)
                  0.02    0.00    2.94 v _534_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _458_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _458_/X (sky130_fd_sc_hd__mux2_2)
                                         _220_ (net)
                  0.05    0.00    2.85 v _459_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _459_/X (sky130_fd_sc_hd__buf_1)
                                         _053_ (net)
                  0.02    0.00    2.94 v _535_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     8    0.02    0.04    0.03    2.03 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.04    0.00    2.03 v _447_/B_N (sky130_fd_sc_hd__and4bb_2)
     8    0.04    0.22    0.45    2.48 ^ _447_/X (sky130_fd_sc_hd__and4bb_2)
                                         _214_ (net)
                  0.22    0.00    2.48 ^ _460_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.37    2.85 v _460_/X (sky130_fd_sc_hd__mux2_2)
                                         _221_ (net)
                  0.05    0.00    2.85 v _461_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    2.94 v _461_/X (sky130_fd_sc_hd__buf_1)
                                         _054_ (net)
                  0.02    0.00    2.94 v _536_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



worst slack corner Typical: 4.1641
