{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656278942295 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656278942295 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656278942460 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656278942460 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656278942556 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656278942556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656278943545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656278943545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 23:29:03 2022 " "Processing started: Sun Jun 26 23:29:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656278943545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278943545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278943546 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1656278944178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/usb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_irda_0.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_irda_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_IrDA_0 " "Found entity 1: Terasic_IrDA_0" {  } { { "Terasic_IrDA_0.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/Terasic_IrDA_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950972 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus Prime megafunction library" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll.v" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656278950974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950974 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950974 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_ktn2 " "Found entity 3: altpll_altpll_ktn2" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950974 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Found entity 4: altpll" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656278950981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656278950981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950982 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950982 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950982 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_dffpipe_l2c " "Found entity 1: altpll_audio_dffpipe_l2c" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950984 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_audio_stdsync_sv6 " "Found entity 2: altpll_audio_stdsync_sv6" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950984 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_audio_altpll_lo32 " "Found entity 3: altpll_audio_altpll_lo32" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll_audio.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950984 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll_audio " "Found entity 4: altpll_audio" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/altpll_audio.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_seg7/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_SEG7/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_isp1362/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/ip/TERASIC_ISP1362/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278950989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278950989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(564) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(564): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656278951112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(565) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(565): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v" 565 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656278951112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sd_card_audio_player.v 1 1 " "Using design file de2_115_sd_card_audio_player.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_Card_Audio_Player " "Found entity 1: DE2_115_SD_Card_Audio_Player" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656278951113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656278951113 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OSC_50 de2_115_sd_card_audio_player.v(50) " "Verilog HDL error at de2_115_sd_card_audio_player.v(50): object \"OSC_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/de2_115_sd_card_audio_player.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1656278951113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/DE2_115_SD_Card_Audio_Player.map.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_SD_Card_Audio_Player_Copy/DE2_115_SD_Card_Audio_Player.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278951142 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656278951241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 26 23:29:11 2022 " "Processing ended: Sun Jun 26 23:29:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656278951241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656278951241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656278951241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278951241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656278951822 ""}
