### Hi there, I'm R. Naga Arjun! ðŸ‘‹
**Electronics Engineering Student @ VIT Chennai | VLSI & RISC-V Enthusiast**

Currently preparing for **GSoC 2026** with the FOSSi Foundation.

ðŸ”­ **Iâ€™m currently working on:**
* **[ZynqParrot Trace Encoder](https://github.com/RKNAGA18/zynq-parrot-trace-playground):** Prototyping a hardware trace encoder for RISC-V FPGA simulation.
* **SystemVerilog & C++:** Building the RTL and host driver interface.

ðŸŒ± **Iâ€™m currently learning:**
* RISC-V Processor Trace Specification (E-Trace)
* BlackParrot Architecture (`bp_be_top`)

ðŸ“« **Reach me at:** rknarjun396@gmail.com
