// Seed: 3479715865
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = -1;
  supply1 id_13 = -1;
  assign id_4 = -1 === {id_11 & -1, id_3};
  wand id_14 = -1 & id_7 | id_5;
  initial $display(1'b0, 1, -1, {-1{id_11}}, 1, -1, 1);
  module_0 modCall_1 ();
  assign id_1 = id_12[-1];
  wire id_15;
  wire id_16, id_17;
  localparam id_18 = 1'b0;
  reg id_19 = -1;
  wire id_20, id_21;
  always if (1) @(posedge id_2) id_19 <= -1;
endmodule
