
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002602    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000032   18.070032 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008233    0.054760    0.098584   18.168615 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.054762    0.000416   18.169031 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004705    0.030534    0.053522   18.222553 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.030534    0.000069   18.222622 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.222622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.008757   29.955204 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.131475   30.086679 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000881   30.087561 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.987562   clock uncertainty
                                  0.000000   29.987562   clock reconvergence pessimism
                                  0.231549   30.219110   library recovery time
                                             30.219110   data required time
---------------------------------------------------------------------------------------------
                                             30.219110   data required time
                                            -18.222622   data arrival time
---------------------------------------------------------------------------------------------
                                             11.996488   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003288    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840092    0.000048   10.180048 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.049368    0.675688   10.855736 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.049368    0.000052   10.855788 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005054    0.072556    0.582314   11.438103 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.072556    0.000196   11.438298 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015747    0.055304    0.136722   11.575021 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.055332    0.001216   11.576237 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    0.724392    1.069812   12.646049 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.725221    0.017633   12.663681 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             12.663681   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.779892   29.290836   library setup time
                                             29.290836   data required time
---------------------------------------------------------------------------------------------
                                             29.290836   data required time
                                            -12.663681   data arrival time
---------------------------------------------------------------------------------------------
                                             16.627155   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003467    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840102    0.000053   10.180054 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.050182    0.676657   10.856710 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.050182    0.000075   10.856785 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002599    0.051208    0.561373   11.418159 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.051208    0.000052   11.418210 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020512    0.066664    0.137952   11.556162 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.066789    0.001981   11.558143 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    0.679140    1.039203   12.597345 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.680035    0.018367   12.615712 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             12.615712   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.769246   29.301481   library setup time
                                             29.301481   data required time
---------------------------------------------------------------------------------------------
                                             29.301481   data required time
                                            -12.615712   data arrival time
---------------------------------------------------------------------------------------------
                                             16.685768   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003975    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840132    0.000069   10.180070 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002462    0.049875    0.676294   10.856363 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049875    0.000074   10.856437 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002855    0.053390    0.563796   11.420233 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.053390    0.000087   11.420321 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.016204    0.056050    0.130425   11.550745 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.056076    0.001195   11.551939 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    0.671084    1.032879   12.584818 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.671686    0.014044   12.598862 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             12.598862   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.767279   29.303448   library setup time
                                             29.303448   data required time
---------------------------------------------------------------------------------------------
                                             29.303448   data required time
                                            -12.598862   data arrival time
---------------------------------------------------------------------------------------------
                                             16.704586   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003682    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840097    0.000051   10.180051 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003276    0.056892    0.684322   10.864373 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.056892    0.000104   10.864477 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002884    0.053641    0.566340   11.430817 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.053641    0.000084   11.430901 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020140    0.073174    0.165773   11.596674 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.073220    0.001759   11.598433 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.578398    0.970493   12.568926 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.578672    0.012292   12.581218 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             12.581218   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.745365   29.325363   library setup time
                                             29.325363   data required time
---------------------------------------------------------------------------------------------
                                             29.325363   data required time
                                            -12.581218   data arrival time
---------------------------------------------------------------------------------------------
                                             16.744146   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002910    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840077    0.000041   10.180041 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003367    0.056949    0.883143   11.063185 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.056949    0.000107   11.063291 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003680    0.057793    0.588323   11.651614 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.057793    0.000118   11.651732 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034900    0.081602    0.195879   11.847611 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.082213    0.005698   11.853309 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.254501    0.799247   12.652555 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.254771    0.007783   12.660339 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             12.660339   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.642408   29.428318   library setup time
                                             29.428318   data required time
---------------------------------------------------------------------------------------------
                                             29.428318   data required time
                                            -12.660339   data arrival time
---------------------------------------------------------------------------------------------
                                             16.767979   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003402    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840098    0.000052   10.180052 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002724    0.052731    0.877052   11.057104 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.052731    0.000088   11.057192 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003956    0.058734    0.588232   11.645424 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.058734    0.000123   11.645547 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.028922    0.053798    0.174830   11.820377 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.054388    0.004647   11.825024 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.284230    0.809241   12.634265 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.284671    0.010379   12.644644 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             12.644644   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.653595   29.417133   library setup time
                                             29.417133   data required time
---------------------------------------------------------------------------------------------
                                             29.417133   data required time
                                            -12.644644   data arrival time
---------------------------------------------------------------------------------------------
                                             16.772490   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003262    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840092    0.000049   10.180049 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001919    0.045951    0.670935   10.850985 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.045951    0.000056   10.851041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.051826    0.560650   11.411691 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.051826    0.000081   11.411772 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018075    0.067549    0.160644   11.572415 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.067586    0.001526   11.573941 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.573365    0.965859   12.539800 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.573576    0.010847   12.550647 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             12.550647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.744165   29.326563   library setup time
                                             29.326563   data required time
---------------------------------------------------------------------------------------------
                                             29.326563   data required time
                                            -12.550647   data arrival time
---------------------------------------------------------------------------------------------
                                             16.775917   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002910    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840078    0.000041   10.180041 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.057148    0.883456   11.063498 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.057148    0.000108   11.063605 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003743    0.058003    0.588847   11.652452 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.058003    0.000121   11.652574 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037140    0.085727    0.199742   11.852315 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.086280    0.005557   11.857872 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.239968    0.790526   12.648398 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.240194    0.006939   12.655337 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             12.655337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636954   29.433773   library setup time
                                             29.433773   data required time
---------------------------------------------------------------------------------------------
                                             29.433773   data required time
                                            -12.655337   data arrival time
---------------------------------------------------------------------------------------------
                                             16.778437   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003364    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840098    0.000052   10.180052 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001929    0.046022    0.671041   10.851092 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.046022    0.000057   10.851150 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002701    0.052067    0.560957   11.412107 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.052067    0.000078   11.412185 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017391    0.065691    0.159321   11.571506 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.065729    0.001514   11.573020 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.573087    0.963553   12.536573 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.573282    0.010530   12.547103 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             12.547103   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.744095   29.326633   library setup time
                                             29.326633   data required time
---------------------------------------------------------------------------------------------
                                             29.326633   data required time
                                            -12.547103   data arrival time
---------------------------------------------------------------------------------------------
                                             16.779530   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002687    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840065    0.000035   10.180035 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003741    0.058285    0.885731   11.065765 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.058285    0.000120   11.065886 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003441    0.057024    0.587320   11.653206 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.057024    0.000119   11.653325 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042592    0.095772    0.207503   11.860828 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.096436    0.006552   11.867380 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.225662    0.784114   12.651494 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.225806    0.005453   12.656948 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             12.656948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.631571   29.439156   library setup time
                                             29.439156   data required time
---------------------------------------------------------------------------------------------
                                             29.439156   data required time
                                            -12.656948   data arrival time
---------------------------------------------------------------------------------------------
                                             16.782207   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003680    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840108    0.000057   10.180058 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002838    0.053428    0.878142   11.058199 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.053428    0.000086   11.058286 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005460    0.065900    0.598830   11.657116 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.065900    0.000192   11.657308 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028652    0.070222    0.190509   11.847816 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.070666    0.004363   11.852180 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.242173    0.784795   12.636974 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.242438    0.007548   12.644523 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             12.644523   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.637794   29.432934   library setup time
                                             29.432934   data required time
---------------------------------------------------------------------------------------------
                                             29.432934   data required time
                                            -12.644523   data arrival time
---------------------------------------------------------------------------------------------
                                             16.788410   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002498    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840060    0.000031   10.180032 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002308    0.050482    0.873093   11.053124 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050482    0.000069   11.053193 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002381    0.050514    0.573824   11.627017 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050514    0.000070   11.627088 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034380    0.080642    0.191813   11.818900 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.081188    0.005321   11.824221 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.254551    0.798653   12.622873 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.254839    0.008023   12.630897 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             12.630897   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.642434   29.428293   library setup time
                                             29.428293   data required time
---------------------------------------------------------------------------------------------
                                             29.428293   data required time
                                            -12.630897   data arrival time
---------------------------------------------------------------------------------------------
                                             16.797398   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003185    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840086    0.000045   10.180045 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002891    0.053757    0.878632   11.058678 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.053757    0.000092   11.058770 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.049805    0.573448   11.632218 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049805    0.000044   11.632262 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035607    0.082794    0.193771   11.826034 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.083256    0.004999   11.831033 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.245160    0.794012   12.625045 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.245380    0.006941   12.631986 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             12.631986   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.638895   29.431831   library setup time
                                             29.431831   data required time
---------------------------------------------------------------------------------------------
                                             29.431831   data required time
                                            -12.631986   data arrival time
---------------------------------------------------------------------------------------------
                                             16.799845   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003711    0.840000    0.000000   10.180000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840120    0.000063   10.180063 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001850    0.045448    0.670264   10.850327 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.045448    0.000037   10.850365 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.049659    0.557929   11.408294 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.049659    0.000049   11.408342 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018434    0.068549    0.160759   11.569101 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.068579    0.001405   11.570507 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.549953    0.947998   12.518505 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.550101    0.009090   12.527595 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             12.527595   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.738634   29.332092   library setup time
                                             29.332092   data required time
---------------------------------------------------------------------------------------------
                                             29.332092   data required time
                                            -12.527595   data arrival time
---------------------------------------------------------------------------------------------
                                             16.804499   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002826    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840075    0.000039   10.180039 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001993    0.049181    0.870111   11.050151 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.049181    0.000059   11.050209 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003155    0.055265    0.580669   11.630877 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.055265    0.000100   11.630979 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013935    0.045427    0.162104   11.793082 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.045458    0.001143   11.794226 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.283199    0.806753   12.600979 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.283533    0.009084   12.610063 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             12.610063   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.653169   29.417557   library setup time
                                             29.417557   data required time
---------------------------------------------------------------------------------------------
                                             29.417557   data required time
                                            -12.610063   data arrival time
---------------------------------------------------------------------------------------------
                                             16.807495   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002805    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840072    0.000038   10.180038 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001642    0.047453    0.866779   11.046817 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.047453    0.000033   11.046850 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002729    0.052556    0.575899   11.622749 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052556    0.000083   11.622832 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035382    0.082428    0.194577   11.817409 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.082883    0.005217   11.822626 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.244423    0.792503   12.615129 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.244670    0.007297   12.622426 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             12.622426   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.638629   29.432098   library setup time
                                             29.432098   data required time
---------------------------------------------------------------------------------------------
                                             29.432098   data required time
                                            -12.622426   data arrival time
---------------------------------------------------------------------------------------------
                                             16.809671   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002984    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840079    0.000042   10.180042 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.051265    0.874665   11.054707 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.051265    0.000075   11.054781 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002119    0.049556    0.571646   11.626428 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.049556    0.000043   11.626470 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037794    0.086949    0.196794   11.823263 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.087498    0.005590   11.828854 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.236059    0.787954   12.616808 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.236266    0.006607   12.623415 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             12.623415   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.635485   29.435242   library setup time
                                             29.435242   data required time
---------------------------------------------------------------------------------------------
                                             29.435242   data required time
                                            -12.623415   data arrival time
---------------------------------------------------------------------------------------------
                                             16.811829   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003692    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840116    0.000061   10.180061 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.049932    0.871622   11.051683 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049932    0.000065   11.051748 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.050445    0.573420   11.625169 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.050445    0.000071   11.625239 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015281    0.047668    0.162722   11.787962 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.047700    0.001196   11.789159 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.280851    0.805369   12.594527 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.281250    0.009837   12.604365 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             12.604365   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.652315   29.418411   library setup time
                                             29.418411   data required time
---------------------------------------------------------------------------------------------
                                             29.418411   data required time
                                            -12.604365   data arrival time
---------------------------------------------------------------------------------------------
                                             16.814045   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004166    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840139    0.000073   10.180073 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002764    0.052974    0.877442   11.057515 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.052974    0.000088   11.057603 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.049878    0.573278   11.630881 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.049878    0.000045   11.630927 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032200    0.076551    0.188738   11.819665 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.076977    0.004508   11.824173 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.235849    0.783277   12.607450 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.236042    0.006412   12.613861 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             12.613861   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.635401   29.435326   library setup time
                                             29.435326   data required time
---------------------------------------------------------------------------------------------
                                             29.435326   data required time
                                            -12.613861   data arrival time
---------------------------------------------------------------------------------------------
                                             16.821465   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003452    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840103    0.000054   10.180055 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002089    0.049652    0.871029   11.051083 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049652    0.000063   11.051147 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.051200    0.574632   11.625778 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.051200    0.000052   11.625830 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032740    0.058410    0.174708   11.800538 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.059235    0.005775   11.806313 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.256369    0.789005   12.595318 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.256737    0.009058   12.604376 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             12.604376   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.643144   29.427584   library setup time
                                             29.427584   data required time
---------------------------------------------------------------------------------------------
                                             29.427584   data required time
                                            -12.604376   data arrival time
---------------------------------------------------------------------------------------------
                                             16.823208   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002390    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840057    0.000030   10.180031 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002110    0.049751    0.871212   11.051242 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049751    0.000062   11.051304 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.053989    0.579060   11.630364 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.053989    0.000089   11.630453 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035533    0.061738    0.178835   11.809288 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.062579    0.006036   11.815324 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.245367    0.784731   12.600056 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.245599    0.007131   12.607186 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             12.607186   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.638977   29.431751   library setup time
                                             29.431751   data required time
---------------------------------------------------------------------------------------------
                                             29.431751   data required time
                                            -12.607186   data arrival time
---------------------------------------------------------------------------------------------
                                             16.824564   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003164    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840083    0.000044   10.180044 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002095    0.049679    0.871078   11.051122 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049679    0.000062   11.051185 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002308    0.050238    0.572797   11.623981 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050238    0.000068   11.624049 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036896    0.085165    0.195787   11.819836 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.085717    0.005551   11.825387 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.228435    0.780793   12.606180 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.228618    0.006132   12.612312 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             12.612312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632623   29.438105   library setup time
                                             29.438105   data required time
---------------------------------------------------------------------------------------------
                                             29.438105   data required time
                                            -12.612312   data arrival time
---------------------------------------------------------------------------------------------
                                             16.825790   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003463    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840101    0.000053   10.180054 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002153    0.049937    0.871631   11.051684 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.049937    0.000065   11.051749 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002868    0.053392    0.578239   11.629988 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053392    0.000088   11.630075 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034479    0.060236    0.178090   11.808167 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.060902    0.005080   11.813247 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.246282    0.783641   12.596888 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.246576    0.007985   12.604872 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             12.604872   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.639342   29.431385   library setup time
                                             29.431385   data required time
---------------------------------------------------------------------------------------------
                                             29.431385   data required time
                                            -12.604872   data arrival time
---------------------------------------------------------------------------------------------
                                             16.826511   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003513    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840107    0.000056   10.180057 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.049330    0.870408   11.050464 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049330    0.000060   11.050525 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002348    0.050401    0.573048   11.623572 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.050401    0.000047   11.623620 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.033032    0.058714    0.174791   11.798410 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.059422    0.005381   11.803792 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.251760    0.785525   12.589316 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.252084    0.008445   12.597761 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             12.597761   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.641403   29.429323   library setup time
                                             29.429323   data required time
---------------------------------------------------------------------------------------------
                                             29.429323   data required time
                                            -12.597761   data arrival time
---------------------------------------------------------------------------------------------
                                             16.831562   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002777    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840069    0.000036   10.180037 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002111    0.049756    0.871234   11.051270 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049756    0.000044   11.051315 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003156    0.055266    0.580913   11.632228 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.055266    0.000099   11.632326 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039556    0.067044    0.182976   11.815303 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.068213    0.007420   11.822722 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.230218    0.773676   12.596399 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.230500    0.007634   12.604033 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             12.604033   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633328   29.437399   library setup time
                                             29.437399   data required time
---------------------------------------------------------------------------------------------
                                             29.437399   data required time
                                            -12.604033   data arrival time
---------------------------------------------------------------------------------------------
                                             16.833364   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003152    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840087    0.000046   10.180046 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001773    0.048100    0.868022   11.048069 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048100    0.000052   11.048120 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002509    0.051256    0.574071   11.622191 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051256    0.000075   11.622267 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014623    0.046847    0.161818   11.784085 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.046868    0.000969   11.785054 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.259075    0.788768   12.573822 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.259341    0.007804   12.581627 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             12.581627   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.644118   29.426609   library setup time
                                             29.426609   data required time
---------------------------------------------------------------------------------------------
                                             29.426609   data required time
                                            -12.581627   data arrival time
---------------------------------------------------------------------------------------------
                                             16.844982   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004054    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840132    0.000069   10.180070 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047666    0.867206   11.047276 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047666    0.000034   11.047309 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002816    0.053085    0.576816   11.624125 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053085    0.000084   11.624209 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012713    0.042996    0.158684   11.782893 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.043005    0.000664   11.783558 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.248565    0.779163   12.562720 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.248747    0.006387   12.569107 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             12.569107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.640155   29.430573   library setup time
                                             29.430573   data required time
---------------------------------------------------------------------------------------------
                                             29.430573   data required time
                                            -12.569107   data arrival time
---------------------------------------------------------------------------------------------
                                             16.861465   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002771    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840069    0.000036   10.180037 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003614    0.057844    0.884861   11.064898 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057844    0.000130   11.065027 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003967    0.058780    0.590705   11.655733 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.058780    0.000145   11.655877 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010970    0.041837    0.148924   11.804802 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.041842    0.000499   11.805301 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.225626    0.758765   12.564066 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.225727    0.004645   12.568711 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             12.568711   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.631542   29.439186   library setup time
                                             29.439186   data required time
---------------------------------------------------------------------------------------------
                                             29.439186   data required time
                                            -12.568711   data arrival time
---------------------------------------------------------------------------------------------
                                             16.870476   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003040    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840085    0.000044   10.180044 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001983    0.049130    0.870014   11.050059 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049130    0.000058   11.050117 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049297    0.570243   11.620359 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.049297    0.000044   11.620402 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011349    0.042850    0.145374   11.765778 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.042858    0.000624   11.766400 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.243209    0.773358   12.539759 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.243383    0.006192   12.545951 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             12.545951   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.638147   29.432579   library setup time
                                             29.432579   data required time
---------------------------------------------------------------------------------------------
                                             29.432579   data required time
                                            -12.545951   data arrival time
---------------------------------------------------------------------------------------------
                                             16.886627   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002713    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840067    0.000035   10.180035 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002435    0.051056    0.874305   11.054340 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.051056    0.000075   11.054415 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001761    0.047786    0.568151   11.622565 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.047786    0.000035   11.622601 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.014969    0.048887    0.152610   11.775210 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.048909    0.001007   11.776217 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.216389    0.753774   12.529991 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.216528    0.005264   12.535255 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             12.535255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.628100   29.442627   library setup time
                                             29.442627   data required time
---------------------------------------------------------------------------------------------
                                             29.442627   data required time
                                            -12.535255   data arrival time
---------------------------------------------------------------------------------------------
                                             16.907372   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003064    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840079    0.000042   10.180042 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002243    0.050250    0.872487   11.052529 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050250    0.000065   11.052594 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002865    0.053371    0.578346   11.630940 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.053371    0.000092   11.631032 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009071    0.037328    0.141291   11.772323 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.037333    0.000488   11.772812 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.216706    0.749009   12.521820 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.216802    0.004450   12.526270 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             12.526270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.628203   29.442524   library setup time
                                             29.442524   data required time
---------------------------------------------------------------------------------------------
                                             29.442524   data required time
                                            -12.526270   data arrival time
---------------------------------------------------------------------------------------------
                                             16.916254   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003530    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840107    0.000056   10.180057 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001998    0.049207    0.870170   11.050226 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049207    0.000059   11.050284 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001751    0.047751    0.567303   11.617587 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.047751    0.000035   11.617621 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010509    0.040755    0.142529   11.760151 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.040761    0.000518   11.760669 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.174910    0.715094   12.475762 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.174934    0.002184   12.477946 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             12.477946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.612538   29.458189   library setup time
                                             29.458189   data required time
---------------------------------------------------------------------------------------------
                                             29.458189   data required time
                                            -12.477946   data arrival time
---------------------------------------------------------------------------------------------
                                             16.980244   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077800    0.060045    2.472323    8.617864 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.071379    0.026298    8.644162 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.220074    0.250783    8.894944 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.220192    0.004443    8.899387 ^ wbs_dat_o[30] (out)
                                              8.899387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.899387   data arrival time
---------------------------------------------------------------------------------------------
                                             17.030613   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073784    0.059204    2.472073    8.617614 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.066912    0.024288    8.641902 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.218770    0.249092    8.890994 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.218880    0.004284    8.895278 ^ wbs_dat_o[31] (out)
                                              8.895278   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.895278   data arrival time
---------------------------------------------------------------------------------------------
                                             17.034721   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069257    0.058655    2.471837    8.617377 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.063041    0.019794    8.637171 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.219960    0.247505    8.884676 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.220087    0.004603    8.889279 ^ wbs_dat_o[28] (out)
                                              8.889279   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.889279   data arrival time
---------------------------------------------------------------------------------------------
                                             17.040720   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069761    0.058750    2.471897    8.617437 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.063871    0.019833    8.637271 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.219051    0.248064    8.885335 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.219124    0.003491    8.888825 ^ wbs_dat_o[23] (out)
                                              8.888825   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.888825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.041174   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064468    0.056988    2.470886    8.616426 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.060159    0.017365    8.633792 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.220755    0.246755    8.880547 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.220901    0.004947    8.885493 ^ wbs_dat_o[24] (out)
                                              8.885493   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.885493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044504   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.084289    0.063731    2.481619    8.627160 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.063731    0.005336    8.632496 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.220734    0.249517    8.882012 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.220804    0.003409    8.885422 ^ wbs_dat_o[1] (out)
                                              8.885422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.885422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044579   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064200    0.056609    2.470905    8.616446 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.059110    0.018360    8.634805 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.218902    0.246323    8.881128 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.219012    0.004292    8.885420 ^ wbs_dat_o[29] (out)
                                              8.885420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.885420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044579   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064512    0.057109    2.471204    8.616745 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.059997    0.016700    8.633445 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.218525    0.246711    8.880156 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.218612    0.003821    8.883977 ^ wbs_dat_o[19] (out)
                                              8.883977   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.883977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.046022   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066494    0.057834    2.471910    8.617451 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.061513    0.013991    8.631441 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.218711    0.247248    8.878689 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.218809    0.004040    8.882730 ^ wbs_dat_o[18] (out)
                                              8.882730   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882730   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047270   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066095    0.057600    2.471982    8.617523 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.060870    0.014055    8.631578 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.218757    0.247046    8.878624 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.218855    0.004041    8.882666 ^ wbs_dat_o[16] (out)
                                              8.882666   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047333   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078706    0.060668    2.479348    8.624888 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.060668    0.006828    8.631717 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.218512    0.246792    8.878509 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.218609    0.004036    8.882545 ^ wbs_dat_o[2] (out)
                                              8.882545   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882545   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047453   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077820    0.060629    2.479208    8.624749 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.060629    0.006431    8.631181 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.218838    0.247021    8.878201 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.218936    0.004041    8.882243 ^ wbs_dat_o[3] (out)
                                              8.882243   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882243   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047756   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064283    0.057211    2.472088    8.617629 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.059611    0.014409    8.632037 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.219037    0.246488    8.878526 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.219109    0.003491    8.882017 ^ wbs_dat_o[5] (out)
                                              8.882017   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047981   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063695    0.057050    2.472111    8.617652 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.059284    0.013785    8.631437 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.218782    0.246483    8.877920 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.218880    0.004042    8.881962 ^ wbs_dat_o[4] (out)
                                              8.881962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.881962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048037   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062250    0.056139    2.470393    8.615934 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.059319    0.015196    8.631130 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.218692    0.246430    8.877561 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.218789    0.004040    8.881600 ^ wbs_dat_o[22] (out)
                                              8.881600   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.881600   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048397   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076456    0.060666    2.479015    8.624556 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.060666    0.004793    8.629348 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.219995    0.246722    8.876070 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.220118    0.004531    8.880601 ^ wbs_dat_o[0] (out)
                                              8.880601   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049398   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061434    0.055895    2.470689    8.616230 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.058415    0.014011    8.630240 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.218871    0.246022    8.876263 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.218983    0.004329    8.880591 ^ wbs_dat_o[17] (out)
                                              8.880591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049406   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076709    0.059981    2.478697    8.624238 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.059981    0.005599    8.629837 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.218707    0.246603    8.876439 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.218811    0.004150    8.880589 ^ wbs_dat_o[27] (out)
                                              8.880589   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049410   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059144    0.055151    2.470258    8.615798 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.056672    0.013769    8.629566 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.219051    0.245541    8.875108 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.219162    0.004294    8.879402 ^ wbs_dat_o[25] (out)
                                              8.879402   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.879402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.050596   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059212    0.055363    2.470947    8.616488 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.056488    0.011366    8.627853 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.220752    0.246874    8.874727 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.220822    0.003410    8.878137 ^ wbs_dat_o[7] (out)
                                              8.878137   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878137   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051861   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057343    0.054263    2.469276    8.614817 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.056331    0.013727    8.628544 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.218661    0.245310    8.873854 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.218759    0.004040    8.877894 ^ wbs_dat_o[20] (out)
                                              8.877894   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.877894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052105   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057977    0.054919    2.470707    8.616247 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.055762    0.010757    8.627005 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.221137    0.246705    8.873709 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.221217    0.003659    8.877368 ^ wbs_dat_o[8] (out)
                                              8.877368   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.877368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052629   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068585    0.057248    2.476174    8.621715 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057248    0.004443    8.626157 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.220373    0.245589    8.871746 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.220507    0.004723    8.876470 ^ wbs_dat_o[26] (out)
                                              8.876470   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.876470   data arrival time
---------------------------------------------------------------------------------------------
                                             17.053530   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070617    0.058122    2.476732    8.622272 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.058122    0.004554    8.626826 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.219145    0.245888    8.872714 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.219225    0.003655    8.876369 ^ wbs_dat_o[21] (out)
                                              8.876369   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.876369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.053631   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057232    0.054581    2.470343    8.615884 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.055618    0.010930    8.626813 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.218900    0.245044    8.871858 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.219011    0.004291    8.876148 ^ wbs_dat_o[6] (out)
                                              8.876148   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.876148   data arrival time
---------------------------------------------------------------------------------------------
                                             17.053850   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052019    0.046045    2.469158    8.614698 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.052964    0.008834    8.623532 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.219025    0.244222    8.867754 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.219131    0.004214    8.871967 ^ wbs_dat_o[11] (out)
                                              8.871967   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.871967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.058031   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051128    0.046691    2.469002    8.614542 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.047246    0.008020    8.622562 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.218751    0.242043    8.864605 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.218850    0.004047    8.868651 ^ wbs_dat_o[10] (out)
                                              8.868651   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.868651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.061346   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047933    0.045206    2.467886    8.613426 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045906    0.008088    8.621514 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.220430    0.241247    8.862761 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.220580    0.004997    8.867759 ^ wbs_dat_o[9] (out)
                                              8.867759   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.867759   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062241   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045702    0.045499    2.467338    8.612879 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.045793    0.006822    8.619700 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.218841    0.241278    8.860979 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.218914    0.003490    8.864469 ^ wbs_dat_o[12] (out)
                                              8.864469   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864469   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065531   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040270    0.045303    2.465692    8.611233 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.045303    0.005362    8.616595 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.219011    0.241322    8.857917 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.219123    0.004323    8.862239 ^ wbs_dat_o[13] (out)
                                              8.862239   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.862239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067759   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.038543    0.047073    2.465189    8.610730 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.047073    0.004712    8.615442 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.218559    0.241839    8.857282 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.218657    0.004040    8.861321 ^ wbs_dat_o[14] (out)
                                              8.861321   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.861321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068676   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001369    5.899019 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.230794    6.129813 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.015727    6.145541 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.030099    0.043518    2.462349    8.607890 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.043518    0.003370    8.611259 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.218648    0.240522    8.851782 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.218752    0.004152    8.855934 ^ wbs_dat_o[15] (out)
                                              8.855934   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.855934   data arrival time
---------------------------------------------------------------------------------------------
                                             17.074066   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004298    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920149    0.000078    9.460078 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005707    0.078114    0.709030   10.169108 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.078114    0.000227   10.169336 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004295    0.066087    0.585035   10.754371 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.066087    0.000153   10.754524 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018402    0.061290    0.139569   10.894094 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.061404    0.001799   10.895892 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    0.780506    1.110276   12.006169 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.781470    0.020345   12.026513 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             12.026513   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.539022   29.531706   library setup time
                                             29.531706   data required time
---------------------------------------------------------------------------------------------
                                             29.531706   data required time
                                            -12.026513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.505192   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002749    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920072    0.000038    9.460038 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001750    0.048031    0.889060   10.349098 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.048031    0.000052   10.349150 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003414    0.056975    0.582592   10.931741 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056975    0.000113   10.931854 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019234    0.042939    0.164475   11.096329 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043009    0.001478   11.097807 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    0.364634    0.872691   11.970498 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.365602    0.017249   11.987747 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.987747   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.491197   29.579529   library setup time
                                             29.579529   data required time
---------------------------------------------------------------------------------------------
                                             29.579529   data required time
                                            -11.987747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.591782   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003231    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920093    0.000049    9.460049 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.053247    0.899039   10.359088 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053247    0.000085   10.359174 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002952    0.053896    0.580403   10.939577 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053896    0.000092   10.939669 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065674    0.092165    0.208640   11.148310 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.094016    0.010846   11.159156 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.243248    0.798367   11.957522 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.243418    0.006123   11.963646 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.963646   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.449683   29.621044   library setup time
                                             29.621044   data required time
---------------------------------------------------------------------------------------------
                                             29.621044   data required time
                                            -11.963646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.657400   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004034    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920139    0.000073    9.460073 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.051037    0.895461   10.355535 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051037    0.000076   10.355611 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003319    0.056389    0.582988   10.938599 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.056389    0.000109   10.938708 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064440    0.090750    0.209000   11.147708 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.092488    0.010429   11.158137 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.238184    0.793305   11.951442 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.238325    0.005549   11.956991 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.956991   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.447617   29.623110   library setup time
                                             29.623110   data required time
---------------------------------------------------------------------------------------------
                                             29.623110   data required time
                                            -11.956991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666119   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004452    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920129    0.000068    9.460068 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003402    0.057181    0.904694   10.364761 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057181    0.000121   10.364882 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002896    0.053547    0.581752   10.946634 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053547    0.000086   10.946720 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056167    0.081507    0.200580   11.147301 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.083256    0.009871   11.157171 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.239943    0.789351   11.946523 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.240085    0.005605   11.952127 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.952127   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.448331   29.622396   library setup time
                                             29.622396   data required time
---------------------------------------------------------------------------------------------
                                             29.622396   data required time
                                            -11.952127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670267   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003522    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920100    0.000052    9.460052 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001759    0.048076    0.889155   10.349207 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048076    0.000052   10.349259 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003289    0.056201    0.581492   10.930752 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056201    0.000106   10.930858 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052218    0.081887    0.197728   11.128586 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.082983    0.007891   11.136477 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.241484    0.791512   11.927988 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.241640    0.005860   11.933848 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.933848   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.448962   29.621765   library setup time
                                             29.621765   data required time
---------------------------------------------------------------------------------------------
                                             29.621765   data required time
                                            -11.933848   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687918   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002892    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920070    0.000036    9.460036 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002695    0.052606    0.898026   10.358062 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.052606    0.000086   10.358149 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002846    0.053230    0.579120   10.937268 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.053230    0.000087   10.937355 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042551    0.070244    0.186046   11.123402 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.071367    0.007469   11.130870 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.234837    0.779197   11.910067 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.234976    0.005490   11.915557 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.915557   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.446257   29.624470   library setup time
                                             29.624470   data required time
---------------------------------------------------------------------------------------------
                                             29.624470   data required time
                                            -11.915557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708912   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003337    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920098    0.000052    9.460052 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.048392    0.889764   10.349815 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048392    0.000054   10.349870 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003153    0.055263    0.580330   10.930201 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055263    0.000099   10.930300 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044653    0.072906    0.188974   11.119274 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.074053    0.007708   11.126982 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.235751    0.781474   11.908456 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.235873    0.005175   11.913630 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.913630   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.446622   29.624105   library setup time
                                             29.624105   data required time
---------------------------------------------------------------------------------------------
                                             29.624105   data required time
                                            -11.913630   data arrival time
---------------------------------------------------------------------------------------------
                                             17.710474   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003028    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920083    0.000044    9.460044 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001907    0.048803    0.890554   10.350598 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048803    0.000055   10.350653 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002657    0.052114    0.575765   10.926418 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052114    0.000080   10.926498 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052544    0.082421    0.195766   11.122264 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.083752    0.008863   11.131127 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.227656    0.780092   11.911219 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.227778    0.005080   11.916300 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.916300   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.443336   29.627392   library setup time
                                             29.627392   data required time
---------------------------------------------------------------------------------------------
                                             29.627392   data required time
                                            -11.916300   data arrival time
---------------------------------------------------------------------------------------------
                                             17.711092   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003480    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920110    0.000058    9.460058 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001803    0.048291    0.889573   10.349630 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048291    0.000052   10.349683 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002627    0.051941    0.575271   10.924953 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.051941    0.000078   10.925032 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042818    0.070646    0.185491   11.110522 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.071844    0.007561   11.118084 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.224317    0.771489   11.889572 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.224437    0.004996   11.894568 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.894568   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.441980   29.628746   library setup time
                                             29.628746   data required time
---------------------------------------------------------------------------------------------
                                             29.628746   data required time
                                            -11.894568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734177   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.241347    0.040962   10.419060 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             10.419060   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636681   29.434046   library setup time
                                             29.434046   data required time
---------------------------------------------------------------------------------------------
                                             29.434046   data required time
                                            -10.419060   data arrival time
---------------------------------------------------------------------------------------------
                                             19.014986   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.241235    0.040760   10.418859 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             10.418859   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636639   29.434088   library setup time
                                             29.434088   data required time
---------------------------------------------------------------------------------------------
                                             29.434088   data required time
                                            -10.418859   data arrival time
---------------------------------------------------------------------------------------------
                                             19.015228   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.241025    0.040378   10.418476 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             10.418476   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636558   29.434170   library setup time
                                             29.434170   data required time
---------------------------------------------------------------------------------------------
                                             29.434170   data required time
                                            -10.418476   data arrival time
---------------------------------------------------------------------------------------------
                                             19.015694   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.240693    0.039769   10.417867 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             10.417867   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636432   29.434296   library setup time
                                             29.434296   data required time
---------------------------------------------------------------------------------------------
                                             29.434296   data required time
                                            -10.417867   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016430   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.240206    0.038858   10.416956 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             10.416956   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636247   29.434481   library setup time
                                             29.434481   data required time
---------------------------------------------------------------------------------------------
                                             29.434481   data required time
                                            -10.416956   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017525   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.239711    0.037907   10.416005 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             10.416005   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.636058   29.434669   library setup time
                                             29.434669   data required time
---------------------------------------------------------------------------------------------
                                             29.434669   data required time
                                            -10.416005   data arrival time
---------------------------------------------------------------------------------------------
                                             19.018665   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.233376    0.033307   10.417627 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             10.417627   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633644   29.437082   library setup time
                                             29.437082   data required time
---------------------------------------------------------------------------------------------
                                             29.437082   data required time
                                            -10.417627   data arrival time
---------------------------------------------------------------------------------------------
                                             19.019457   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.233283    0.033099   10.417419 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             10.417419   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633609   29.437119   library setup time
                                             29.437119   data required time
---------------------------------------------------------------------------------------------
                                             29.437119   data required time
                                            -10.417419   data arrival time
---------------------------------------------------------------------------------------------
                                             19.019699   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.239103    0.036708   10.414805 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             10.414805   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.635826   29.434902   library setup time
                                             29.434902   data required time
---------------------------------------------------------------------------------------------
                                             29.434902   data required time
                                            -10.414805   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020096   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.233097    0.032681   10.417002 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             10.417002   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633538   29.437189   library setup time
                                             29.437189   data required time
---------------------------------------------------------------------------------------------
                                             29.437189   data required time
                                            -10.417002   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020189   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232853    0.032124   10.416444 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             10.416444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633445   29.437283   library setup time
                                             29.437283   data required time
---------------------------------------------------------------------------------------------
                                             29.437283   data required time
                                            -10.416444   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020840   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232485    0.031263   10.415584 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             10.415584   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633305   29.437422   library setup time
                                             29.437422   data required time
---------------------------------------------------------------------------------------------
                                             29.437422   data required time
                                            -10.415584   data arrival time
---------------------------------------------------------------------------------------------
                                             19.021839   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003256    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180091    0.000048    8.740048 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589411    9.329459 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329515 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011497    0.129618    0.630726    9.960241 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129618    0.000459    9.960700 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070054    0.090702    0.163498   10.124198 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095388    0.016817   10.141014 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.230573    0.237083   10.378098 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.238044    0.034516   10.412613 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             10.412613   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.635423   29.435305   library setup time
                                             29.435305   data required time
---------------------------------------------------------------------------------------------
                                             29.435305   data required time
                                            -10.412613   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022692   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232002    0.030097   10.414417 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             10.414417   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.633121   29.437607   library setup time
                                             29.437607   data required time
---------------------------------------------------------------------------------------------
                                             29.437607   data required time
                                            -10.414417   data arrival time
---------------------------------------------------------------------------------------------
                                             19.023191   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.231521    0.028883   10.413203 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             10.413203   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632937   29.437790   library setup time
                                             29.437790   data required time
---------------------------------------------------------------------------------------------
                                             29.437790   data required time
                                            -10.413203   data arrival time
---------------------------------------------------------------------------------------------
                                             19.024588   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003186    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002271    0.048510    0.592940    9.332986 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048510    0.000069    9.333055 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011842    0.132798    0.634090    9.967146 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132798    0.000455    9.967601 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066047    0.086522    0.161626   10.129227 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.090857    0.015782   10.145009 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.226283    0.239312   10.384320 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.230699    0.026677   10.410997 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             10.410997   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632624   29.438103   library setup time
                                             29.438103   data required time
---------------------------------------------------------------------------------------------
                                             29.438103   data required time
                                            -10.410997   data arrival time
---------------------------------------------------------------------------------------------
                                             19.027105   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.281008    0.064039   10.383732 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             10.383732   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.651793   29.418934   library setup time
                                             29.418934   data required time
---------------------------------------------------------------------------------------------
                                             29.418934   data required time
                                            -10.383732   data arrival time
---------------------------------------------------------------------------------------------
                                             19.035202   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.280848    0.063832   10.383525 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             10.383525   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.651732   29.418995   library setup time
                                             29.418995   data required time
---------------------------------------------------------------------------------------------
                                             29.418995   data required time
                                            -10.383525   data arrival time
---------------------------------------------------------------------------------------------
                                             19.035469   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.279946    0.062660   10.382353 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             10.382353   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.651389   29.419338   library setup time
                                             29.419338   data required time
---------------------------------------------------------------------------------------------
                                             29.419338   data required time
                                            -10.382353   data arrival time
---------------------------------------------------------------------------------------------
                                             19.036985   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.278954    0.061357   10.381050 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             10.381050   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.651011   29.419716   library setup time
                                             29.419716   data required time
---------------------------------------------------------------------------------------------
                                             29.419716   data required time
                                            -10.381050   data arrival time
---------------------------------------------------------------------------------------------
                                             19.038666   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.277746    0.059748   10.379440 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             10.379440   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.650551   29.420177   library setup time
                                             29.420177   data required time
---------------------------------------------------------------------------------------------
                                             29.420177   data required time
                                            -10.379440   data arrival time
---------------------------------------------------------------------------------------------
                                             19.040737   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.276981    0.058717   10.378409 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             10.378409   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.650259   29.420469   library setup time
                                             29.420469   data required time
---------------------------------------------------------------------------------------------
                                             29.420469   data required time
                                            -10.378409   data arrival time
---------------------------------------------------------------------------------------------
                                             19.042059   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.275982    0.057353   10.377047 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             10.377047   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.649878   29.420849   library setup time
                                             29.420849   data required time
---------------------------------------------------------------------------------------------
                                             29.420849   data required time
                                            -10.377047   data arrival time
---------------------------------------------------------------------------------------------
                                             19.043804   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024289    0.043233    0.128903   10.094789 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.043556    0.002466   10.097254 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.256090    0.222439   10.319693 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.274668    0.055530   10.375223 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             10.375223   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.649378   29.421350   library setup time
                                             29.421350   data required time
---------------------------------------------------------------------------------------------
                                             29.421350   data required time
                                            -10.375223   data arrival time
---------------------------------------------------------------------------------------------
                                             19.046127   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231586    0.029937   10.355579 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             10.355579   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632962   29.437765   library setup time
                                             29.437765   data required time
---------------------------------------------------------------------------------------------
                                             29.437765   data required time
                                            -10.355579   data arrival time
---------------------------------------------------------------------------------------------
                                             19.082186   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231495    0.029709   10.355351 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             10.355351   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632927   29.437801   library setup time
                                             29.437801   data required time
---------------------------------------------------------------------------------------------
                                             29.437801   data required time
                                            -10.355351   data arrival time
---------------------------------------------------------------------------------------------
                                             19.082451   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231334    0.029299   10.354942 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             10.354942   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632866   29.437860   library setup time
                                             29.437860   data required time
---------------------------------------------------------------------------------------------
                                             29.437860   data required time
                                            -10.354942   data arrival time
---------------------------------------------------------------------------------------------
                                             19.082918   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231076    0.028632   10.354275 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             10.354275   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632768   29.437960   library setup time
                                             29.437960   data required time
---------------------------------------------------------------------------------------------
                                             29.437960   data required time
                                            -10.354275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.083687   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.230705    0.027645   10.353288 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             10.353288   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632626   29.438101   library setup time
                                             29.438101   data required time
---------------------------------------------------------------------------------------------
                                             29.438101   data required time
                                            -10.353288   data arrival time
---------------------------------------------------------------------------------------------
                                             19.084812   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.230347    0.026654   10.352297 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             10.352297   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632490   29.438238   library setup time
                                             29.438238   data required time
---------------------------------------------------------------------------------------------
                                             29.438238   data required time
                                            -10.352297   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085941   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.229842    0.025190   10.350833 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             10.350833   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.632298   29.438429   library setup time
                                             29.438429   data required time
---------------------------------------------------------------------------------------------
                                             29.438429   data required time
                                            -10.350833   data arrival time
---------------------------------------------------------------------------------------------
                                             19.087597   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004310    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180152    0.000080    8.740080 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593988    9.334068 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334139 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959780 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960155 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030064    0.049158    0.134007   10.094161 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.049503    0.003062   10.097223 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.225904    0.228420   10.325643 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.228769    0.021714   10.347357 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             10.347357   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.631889   29.438837   library setup time
                                             29.438837   data required time
---------------------------------------------------------------------------------------------
                                             29.438837   data required time
                                            -10.347357   data arrival time
---------------------------------------------------------------------------------------------
                                             19.091480   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003618    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140099    0.000052    9.310053 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055669    0.624123    9.934175 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.055669    0.000109    9.934285 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018799    0.104665    0.209193   10.143477 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.104682    0.001403   10.144881 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.149478    0.166636   10.311518 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.149667    0.004571   10.316088 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             10.316088   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   29.947683 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   30.156496 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   30.170725 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.070726   clock uncertainty
                                  0.000000   30.070726   clock reconvergence pessimism
                                 -0.481252   29.589476   library setup time
                                             29.589476   data required time
---------------------------------------------------------------------------------------------
                                             29.589476   data required time
                                            -10.316088   data arrival time
---------------------------------------------------------------------------------------------
                                             19.273388   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.009678    5.907329 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.145317    6.052646 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000974    6.053619 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138952    0.407828    6.461448 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138952    0.000310    6.461758 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003405    0.040047    0.204298    6.666056 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.040047    0.000114    6.666169 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.666169   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   29.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.008757   29.955204 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.131475   30.086679 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000881   30.087561 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.987562   clock uncertainty
                                  0.965966   30.953527   clock reconvergence pessimism
                                 -0.114002   30.839523   library setup time
                                             30.839523   data required time
---------------------------------------------------------------------------------------------
                                             30.839523   data required time
                                             -6.666169   data arrival time
---------------------------------------------------------------------------------------------
                                             24.173353   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.316155    5.897651 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096593    0.009678    5.907329 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013916    0.036737    0.145317    6.052646 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.036739    0.000974    6.053619 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138952    0.407828    6.461448 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138952    0.000593    6.462040 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.219717    0.269689    6.731730 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.219801    0.003743    6.735472 ^ wbs_ack_o (out)
                                              6.735472   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.735472   data arrival time
---------------------------------------------------------------------------------------------
                                             39.404522   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003407    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170104    0.000054   10.310055 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002703    0.052052    0.594966   10.905021 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.052052    0.000079   10.905099 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011184    0.138362    0.157184   11.062284 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.138365    0.000600   11.062883 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.291096    0.369105   11.431988 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.291350    0.007458   11.439446 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.439446   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.068649    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010399   54.660400 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.095126    0.286047   54.946445 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095152    0.001236   54.947681 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.148879    0.208814   55.156494 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.151269    0.014229   55.170723 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.070728   clock uncertainty
                                  0.000000   55.070728   clock reconvergence pessimism
                                 -1.257197   53.813526   library setup time
                                             53.813526   data required time
---------------------------------------------------------------------------------------------
                                             53.813526   data required time
                                            -11.439446   data arrival time
---------------------------------------------------------------------------------------------
                                             42.374081   slack (MET)



