
Relay_Controller_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a14  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001acc  08001acc  00002acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b0c  08001b0c  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001b0c  08001b0c  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001b0c  08001b0c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b0c  08001b0c  00002b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b10  08001b10  00002b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001b14  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08001b20  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08001b20  00003080  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b31  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001942  00000000  00000000  0000ab65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0000c4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000637  00000000  00000000  0000ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001570e  00000000  00000000  0000d30f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9bc  00000000  00000000  00022a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087ff8  00000000  00000000  0002d3d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b53d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c18  00000000  00000000  000b5414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000b702c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08001ab4 	.word	0x08001ab4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08001ab4 	.word	0x08001ab4

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f9a8 	bl	8000570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f806 	bl	8000230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f88c 	bl	8000340 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000228:	f000 f84a 	bl	80002c0 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800022c:	46c0      	nop			@ (mov r8, r8)
 800022e:	e7fd      	b.n	800022c <main+0x14>

08000230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000230:	b590      	push	{r4, r7, lr}
 8000232:	b093      	sub	sp, #76	@ 0x4c
 8000234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000236:	2410      	movs	r4, #16
 8000238:	193b      	adds	r3, r7, r4
 800023a:	0018      	movs	r0, r3
 800023c:	2338      	movs	r3, #56	@ 0x38
 800023e:	001a      	movs	r2, r3
 8000240:	2100      	movs	r1, #0
 8000242:	f001 fc0b 	bl	8001a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000246:	003b      	movs	r3, r7
 8000248:	0018      	movs	r0, r3
 800024a:	2310      	movs	r3, #16
 800024c:	001a      	movs	r2, r3
 800024e:	2100      	movs	r1, #0
 8000250:	f001 fc04 	bl	8001a5c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000254:	2380      	movs	r3, #128	@ 0x80
 8000256:	009b      	lsls	r3, r3, #2
 8000258:	0018      	movs	r0, r3
 800025a:	f000 fd83 	bl	8000d64 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025e:	193b      	adds	r3, r7, r4
 8000260:	2202      	movs	r2, #2
 8000262:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000264:	193b      	adds	r3, r7, r4
 8000266:	2280      	movs	r2, #128	@ 0x80
 8000268:	0052      	lsls	r2, r2, #1
 800026a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800026c:	193b      	adds	r3, r7, r4
 800026e:	2200      	movs	r2, #0
 8000270:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000272:	193b      	adds	r3, r7, r4
 8000274:	2240      	movs	r2, #64	@ 0x40
 8000276:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000278:	193b      	adds	r3, r7, r4
 800027a:	2200      	movs	r2, #0
 800027c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027e:	193b      	adds	r3, r7, r4
 8000280:	0018      	movs	r0, r3
 8000282:	f000 fdaf 	bl	8000de4 <HAL_RCC_OscConfig>
 8000286:	1e03      	subs	r3, r0, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800028a:	f000 f89d 	bl	80003c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028e:	003b      	movs	r3, r7
 8000290:	2207      	movs	r2, #7
 8000292:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000294:	003b      	movs	r3, r7
 8000296:	2200      	movs	r2, #0
 8000298:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800029a:	003b      	movs	r3, r7
 800029c:	2200      	movs	r2, #0
 800029e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a0:	003b      	movs	r3, r7
 80002a2:	2200      	movs	r2, #0
 80002a4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a6:	003b      	movs	r3, r7
 80002a8:	2100      	movs	r1, #0
 80002aa:	0018      	movs	r0, r3
 80002ac:	f001 f8b4 	bl	8001418 <HAL_RCC_ClockConfig>
 80002b0:	1e03      	subs	r3, r0, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002b4:	f000 f888 	bl	80003c8 <Error_Handler>
  }
}
 80002b8:	46c0      	nop			@ (mov r8, r8)
 80002ba:	46bd      	mov	sp, r7
 80002bc:	b013      	add	sp, #76	@ 0x4c
 80002be:	bd90      	pop	{r4, r7, pc}

080002c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000338 <MX_I2C1_Init+0x78>)
 80002c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80002ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002cc:	4a1b      	ldr	r2, [pc, #108]	@ (800033c <MX_I2C1_Init+0x7c>)
 80002ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80002d0:	4b18      	ldr	r3, [pc, #96]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002d6:	4b17      	ldr	r3, [pc, #92]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002d8:	2201      	movs	r2, #1
 80002da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002dc:	4b15      	ldr	r3, [pc, #84]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002de:	2200      	movs	r2, #0
 80002e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80002e2:	4b14      	ldr	r3, [pc, #80]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002e8:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002ee:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <MX_I2C1_Init+0x74>)
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 fbf3 	bl	8000ae8 <HAL_I2C_Init>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000306:	f000 f85f 	bl	80003c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800030a:	4b0a      	ldr	r3, [pc, #40]	@ (8000334 <MX_I2C1_Init+0x74>)
 800030c:	2100      	movs	r1, #0
 800030e:	0018      	movs	r0, r3
 8000310:	f000 fc90 	bl	8000c34 <HAL_I2CEx_ConfigAnalogFilter>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000318:	f000 f856 	bl	80003c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800031c:	4b05      	ldr	r3, [pc, #20]	@ (8000334 <MX_I2C1_Init+0x74>)
 800031e:	2100      	movs	r1, #0
 8000320:	0018      	movs	r0, r3
 8000322:	f000 fcd3 	bl	8000ccc <HAL_I2CEx_ConfigDigitalFilter>
 8000326:	1e03      	subs	r3, r0, #0
 8000328:	d001      	beq.n	800032e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800032a:	f000 f84d 	bl	80003c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800032e:	46c0      	nop			@ (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}
 8000334:	20000028 	.word	0x20000028
 8000338:	40005400 	.word	0x40005400
 800033c:	00300617 	.word	0x00300617

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b590      	push	{r4, r7, lr}
 8000342:	b089      	sub	sp, #36	@ 0x24
 8000344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	240c      	movs	r4, #12
 8000348:	193b      	adds	r3, r7, r4
 800034a:	0018      	movs	r0, r3
 800034c:	2314      	movs	r3, #20
 800034e:	001a      	movs	r2, r3
 8000350:	2100      	movs	r1, #0
 8000352:	f001 fb83 	bl	8001a5c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000356:	4b1b      	ldr	r3, [pc, #108]	@ (80003c4 <MX_GPIO_Init+0x84>)
 8000358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800035a:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <MX_GPIO_Init+0x84>)
 800035c:	2102      	movs	r1, #2
 800035e:	430a      	orrs	r2, r1
 8000360:	635a      	str	r2, [r3, #52]	@ 0x34
 8000362:	4b18      	ldr	r3, [pc, #96]	@ (80003c4 <MX_GPIO_Init+0x84>)
 8000364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000366:	2202      	movs	r2, #2
 8000368:	4013      	ands	r3, r2
 800036a:	60bb      	str	r3, [r7, #8]
 800036c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036e:	4b15      	ldr	r3, [pc, #84]	@ (80003c4 <MX_GPIO_Init+0x84>)
 8000370:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000372:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <MX_GPIO_Init+0x84>)
 8000374:	2101      	movs	r1, #1
 8000376:	430a      	orrs	r2, r1
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
 800037a:	4b12      	ldr	r3, [pc, #72]	@ (80003c4 <MX_GPIO_Init+0x84>)
 800037c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800037e:	2201      	movs	r2, #1
 8000380:	4013      	ands	r3, r2
 8000382:	607b      	str	r3, [r7, #4]
 8000384:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Pos_Relay_Pin|Neg_Relay_Pin|PC_Relay_Pin, GPIO_PIN_RESET);
 8000386:	23a0      	movs	r3, #160	@ 0xa0
 8000388:	05db      	lsls	r3, r3, #23
 800038a:	2200      	movs	r2, #0
 800038c:	2170      	movs	r1, #112	@ 0x70
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fb8c 	bl	8000aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Pos_Relay_Pin Neg_Relay_Pin PC_Relay_Pin */
  GPIO_InitStruct.Pin = Pos_Relay_Pin|Neg_Relay_Pin|PC_Relay_Pin;
 8000394:	0021      	movs	r1, r4
 8000396:	187b      	adds	r3, r7, r1
 8000398:	2270      	movs	r2, #112	@ 0x70
 800039a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	187b      	adds	r3, r7, r1
 800039e:	2201      	movs	r2, #1
 80003a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	2200      	movs	r2, #0
 80003a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	2200      	movs	r2, #0
 80003ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ae:	187a      	adds	r2, r7, r1
 80003b0:	23a0      	movs	r3, #160	@ 0xa0
 80003b2:	05db      	lsls	r3, r3, #23
 80003b4:	0011      	movs	r1, r2
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 fa14 	bl	80007e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003bc:	46c0      	nop			@ (mov r8, r8)
 80003be:	46bd      	mov	sp, r7
 80003c0:	b009      	add	sp, #36	@ 0x24
 80003c2:	bd90      	pop	{r4, r7, pc}
 80003c4:	40021000 	.word	0x40021000

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003cc:	b672      	cpsid	i
}
 80003ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d0:	46c0      	nop			@ (mov r8, r8)
 80003d2:	e7fd      	b.n	80003d0 <Error_Handler+0x8>

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003da:	4b0f      	ldr	r3, [pc, #60]	@ (8000418 <HAL_MspInit+0x44>)
 80003dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80003de:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <HAL_MspInit+0x44>)
 80003e0:	2101      	movs	r1, #1
 80003e2:	430a      	orrs	r2, r1
 80003e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80003e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <HAL_MspInit+0x44>)
 80003e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003ea:	2201      	movs	r2, #1
 80003ec:	4013      	ands	r3, r2
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003f2:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <HAL_MspInit+0x44>)
 80003f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003f6:	4b08      	ldr	r3, [pc, #32]	@ (8000418 <HAL_MspInit+0x44>)
 80003f8:	2180      	movs	r1, #128	@ 0x80
 80003fa:	0549      	lsls	r1, r1, #21
 80003fc:	430a      	orrs	r2, r1
 80003fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000400:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <HAL_MspInit+0x44>)
 8000402:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000404:	2380      	movs	r3, #128	@ 0x80
 8000406:	055b      	lsls	r3, r3, #21
 8000408:	4013      	ands	r3, r2
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	40021000 	.word	0x40021000

0800041c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b095      	sub	sp, #84	@ 0x54
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	233c      	movs	r3, #60	@ 0x3c
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	0018      	movs	r0, r3
 800042a:	2314      	movs	r3, #20
 800042c:	001a      	movs	r2, r3
 800042e:	2100      	movs	r1, #0
 8000430:	f001 fb14 	bl	8001a5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000434:	2410      	movs	r4, #16
 8000436:	193b      	adds	r3, r7, r4
 8000438:	0018      	movs	r0, r3
 800043a:	232c      	movs	r3, #44	@ 0x2c
 800043c:	001a      	movs	r2, r3
 800043e:	2100      	movs	r1, #0
 8000440:	f001 fb0c 	bl	8001a5c <memset>
  if(hi2c->Instance==I2C1)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a22      	ldr	r2, [pc, #136]	@ (80004d4 <HAL_I2C_MspInit+0xb8>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d13d      	bne.n	80004ca <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800044e:	193b      	adds	r3, r7, r4
 8000450:	2220      	movs	r2, #32
 8000452:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000454:	193b      	adds	r3, r7, r4
 8000456:	2200      	movs	r2, #0
 8000458:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800045a:	193b      	adds	r3, r7, r4
 800045c:	0018      	movs	r0, r3
 800045e:	f001 f965 	bl	800172c <HAL_RCCEx_PeriphCLKConfig>
 8000462:	1e03      	subs	r3, r0, #0
 8000464:	d001      	beq.n	800046a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000466:	f7ff ffaf 	bl	80003c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800046a:	4b1b      	ldr	r3, [pc, #108]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 800046c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800046e:	4b1a      	ldr	r3, [pc, #104]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 8000470:	2102      	movs	r1, #2
 8000472:	430a      	orrs	r2, r1
 8000474:	635a      	str	r2, [r3, #52]	@ 0x34
 8000476:	4b18      	ldr	r3, [pc, #96]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 8000478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800047a:	2202      	movs	r2, #2
 800047c:	4013      	ands	r3, r2
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000482:	213c      	movs	r1, #60	@ 0x3c
 8000484:	187b      	adds	r3, r7, r1
 8000486:	22c0      	movs	r2, #192	@ 0xc0
 8000488:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2212      	movs	r2, #18
 800048e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2200      	movs	r2, #0
 800049a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2206      	movs	r2, #6
 80004a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	4a0d      	ldr	r2, [pc, #52]	@ (80004dc <HAL_I2C_MspInit+0xc0>)
 80004a6:	0019      	movs	r1, r3
 80004a8:	0010      	movs	r0, r2
 80004aa:	f000 f99b 	bl	80007e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004ae:	4b0a      	ldr	r3, [pc, #40]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 80004b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004b2:	4b09      	ldr	r3, [pc, #36]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 80004b4:	2180      	movs	r1, #128	@ 0x80
 80004b6:	0389      	lsls	r1, r1, #14
 80004b8:	430a      	orrs	r2, r1
 80004ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80004bc:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <HAL_I2C_MspInit+0xbc>)
 80004be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004c0:	2380      	movs	r3, #128	@ 0x80
 80004c2:	039b      	lsls	r3, r3, #14
 80004c4:	4013      	ands	r3, r2
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	b015      	add	sp, #84	@ 0x54
 80004d0:	bd90      	pop	{r4, r7, pc}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	40005400 	.word	0x40005400
 80004d8:	40021000 	.word	0x40021000
 80004dc:	50000400 	.word	0x50000400

080004e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004e4:	46c0      	nop			@ (mov r8, r8)
 80004e6:	e7fd      	b.n	80004e4 <NMI_Handler+0x4>

080004e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ec:	46c0      	nop			@ (mov r8, r8)
 80004ee:	e7fd      	b.n	80004ec <HardFault_Handler+0x4>

080004f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004f4:	46c0      	nop			@ (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}

080004fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000508:	f000 f89c 	bl	8000644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800050c:	46c0      	nop			@ (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}

08000512 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}

0800051c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800051c:	480d      	ldr	r0, [pc, #52]	@ (8000554 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800051e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000520:	f7ff fff7 	bl	8000512 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480c      	ldr	r0, [pc, #48]	@ (8000558 <LoopForever+0x6>)
  ldr r1, =_edata
 8000526:	490d      	ldr	r1, [pc, #52]	@ (800055c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000528:	4a0d      	ldr	r2, [pc, #52]	@ (8000560 <LoopForever+0xe>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a0a      	ldr	r2, [pc, #40]	@ (8000564 <LoopForever+0x12>)
  ldr r4, =_ebss
 800053c:	4c0a      	ldr	r4, [pc, #40]	@ (8000568 <LoopForever+0x16>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800054a:	f001 fa8f 	bl	8001a6c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800054e:	f7ff fe63 	bl	8000218 <main>

08000552 <LoopForever>:

LoopForever:
  b LoopForever
 8000552:	e7fe      	b.n	8000552 <LoopForever>
  ldr   r0, =_estack
 8000554:	20004800 	.word	0x20004800
  ldr r0, =_sdata
 8000558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800055c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000560:	08001b14 	.word	0x08001b14
  ldr r2, =_sbss
 8000564:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000568:	20000080 	.word	0x20000080

0800056c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800056c:	e7fe      	b.n	800056c <ADC1_COMP_IRQHandler>
	...

08000570 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000576:	1dfb      	adds	r3, r7, #7
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800057c:	4b0b      	ldr	r3, [pc, #44]	@ (80005ac <HAL_Init+0x3c>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <HAL_Init+0x3c>)
 8000582:	2180      	movs	r1, #128	@ 0x80
 8000584:	0049      	lsls	r1, r1, #1
 8000586:	430a      	orrs	r2, r1
 8000588:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058a:	2003      	movs	r0, #3
 800058c:	f000 f810 	bl	80005b0 <HAL_InitTick>
 8000590:	1e03      	subs	r3, r0, #0
 8000592:	d003      	beq.n	800059c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	2201      	movs	r2, #1
 8000598:	701a      	strb	r2, [r3, #0]
 800059a:	e001      	b.n	80005a0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800059c:	f7ff ff1a 	bl	80003d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	781b      	ldrb	r3, [r3, #0]
}
 80005a4:	0018      	movs	r0, r3
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b002      	add	sp, #8
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40022000 	.word	0x40022000

080005b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b8:	230f      	movs	r3, #15
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <HAL_InitTick+0x88>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d02b      	beq.n	8000620 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80005c8:	4b1c      	ldr	r3, [pc, #112]	@ (800063c <HAL_InitTick+0x8c>)
 80005ca:	681c      	ldr	r4, [r3, #0]
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <HAL_InitTick+0x88>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	0019      	movs	r1, r3
 80005d2:	23fa      	movs	r3, #250	@ 0xfa
 80005d4:	0098      	lsls	r0, r3, #2
 80005d6:	f7ff fd93 	bl	8000100 <__udivsi3>
 80005da:	0003      	movs	r3, r0
 80005dc:	0019      	movs	r1, r3
 80005de:	0020      	movs	r0, r4
 80005e0:	f7ff fd8e 	bl	8000100 <__udivsi3>
 80005e4:	0003      	movs	r3, r0
 80005e6:	0018      	movs	r0, r3
 80005e8:	f000 f8ef 	bl	80007ca <HAL_SYSTICK_Config>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d112      	bne.n	8000616 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d80a      	bhi.n	800060c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f6:	6879      	ldr	r1, [r7, #4]
 80005f8:	2301      	movs	r3, #1
 80005fa:	425b      	negs	r3, r3
 80005fc:	2200      	movs	r2, #0
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 f8ce 	bl	80007a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000604:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <HAL_InitTick+0x90>)
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	e00d      	b.n	8000628 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800060c:	230f      	movs	r3, #15
 800060e:	18fb      	adds	r3, r7, r3
 8000610:	2201      	movs	r2, #1
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	e008      	b.n	8000628 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000616:	230f      	movs	r3, #15
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	e003      	b.n	8000628 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000620:	230f      	movs	r3, #15
 8000622:	18fb      	adds	r3, r7, r3
 8000624:	2201      	movs	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000628:	230f      	movs	r3, #15
 800062a:	18fb      	adds	r3, r7, r3
 800062c:	781b      	ldrb	r3, [r3, #0]
}
 800062e:	0018      	movs	r0, r3
 8000630:	46bd      	mov	sp, r7
 8000632:	b005      	add	sp, #20
 8000634:	bd90      	pop	{r4, r7, pc}
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	20000008 	.word	0x20000008
 800063c:	20000000 	.word	0x20000000
 8000640:	20000004 	.word	0x20000004

08000644 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000648:	4b05      	ldr	r3, [pc, #20]	@ (8000660 <HAL_IncTick+0x1c>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	001a      	movs	r2, r3
 800064e:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <HAL_IncTick+0x20>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	18d2      	adds	r2, r2, r3
 8000654:	4b03      	ldr	r3, [pc, #12]	@ (8000664 <HAL_IncTick+0x20>)
 8000656:	601a      	str	r2, [r3, #0]
}
 8000658:	46c0      	nop			@ (mov r8, r8)
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	20000008 	.word	0x20000008
 8000664:	2000007c 	.word	0x2000007c

08000668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  return uwTick;
 800066c:	4b02      	ldr	r3, [pc, #8]	@ (8000678 <HAL_GetTick+0x10>)
 800066e:	681b      	ldr	r3, [r3, #0]
}
 8000670:	0018      	movs	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	2000007c 	.word	0x2000007c

0800067c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	0002      	movs	r2, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	1dfb      	adds	r3, r7, #7
 8000688:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800068a:	1dfb      	adds	r3, r7, #7
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000690:	d828      	bhi.n	80006e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000692:	4a2f      	ldr	r2, [pc, #188]	@ (8000750 <__NVIC_SetPriority+0xd4>)
 8000694:	1dfb      	adds	r3, r7, #7
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	b25b      	sxtb	r3, r3
 800069a:	089b      	lsrs	r3, r3, #2
 800069c:	33c0      	adds	r3, #192	@ 0xc0
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	589b      	ldr	r3, [r3, r2]
 80006a2:	1dfa      	adds	r2, r7, #7
 80006a4:	7812      	ldrb	r2, [r2, #0]
 80006a6:	0011      	movs	r1, r2
 80006a8:	2203      	movs	r2, #3
 80006aa:	400a      	ands	r2, r1
 80006ac:	00d2      	lsls	r2, r2, #3
 80006ae:	21ff      	movs	r1, #255	@ 0xff
 80006b0:	4091      	lsls	r1, r2
 80006b2:	000a      	movs	r2, r1
 80006b4:	43d2      	mvns	r2, r2
 80006b6:	401a      	ands	r2, r3
 80006b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	019b      	lsls	r3, r3, #6
 80006be:	22ff      	movs	r2, #255	@ 0xff
 80006c0:	401a      	ands	r2, r3
 80006c2:	1dfb      	adds	r3, r7, #7
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	0018      	movs	r0, r3
 80006c8:	2303      	movs	r3, #3
 80006ca:	4003      	ands	r3, r0
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006d0:	481f      	ldr	r0, [pc, #124]	@ (8000750 <__NVIC_SetPriority+0xd4>)
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	b25b      	sxtb	r3, r3
 80006d8:	089b      	lsrs	r3, r3, #2
 80006da:	430a      	orrs	r2, r1
 80006dc:	33c0      	adds	r3, #192	@ 0xc0
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006e2:	e031      	b.n	8000748 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000754 <__NVIC_SetPriority+0xd8>)
 80006e6:	1dfb      	adds	r3, r7, #7
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	0019      	movs	r1, r3
 80006ec:	230f      	movs	r3, #15
 80006ee:	400b      	ands	r3, r1
 80006f0:	3b08      	subs	r3, #8
 80006f2:	089b      	lsrs	r3, r3, #2
 80006f4:	3306      	adds	r3, #6
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	18d3      	adds	r3, r2, r3
 80006fa:	3304      	adds	r3, #4
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	1dfa      	adds	r2, r7, #7
 8000700:	7812      	ldrb	r2, [r2, #0]
 8000702:	0011      	movs	r1, r2
 8000704:	2203      	movs	r2, #3
 8000706:	400a      	ands	r2, r1
 8000708:	00d2      	lsls	r2, r2, #3
 800070a:	21ff      	movs	r1, #255	@ 0xff
 800070c:	4091      	lsls	r1, r2
 800070e:	000a      	movs	r2, r1
 8000710:	43d2      	mvns	r2, r2
 8000712:	401a      	ands	r2, r3
 8000714:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	019b      	lsls	r3, r3, #6
 800071a:	22ff      	movs	r2, #255	@ 0xff
 800071c:	401a      	ands	r2, r3
 800071e:	1dfb      	adds	r3, r7, #7
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	0018      	movs	r0, r3
 8000724:	2303      	movs	r3, #3
 8000726:	4003      	ands	r3, r0
 8000728:	00db      	lsls	r3, r3, #3
 800072a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800072c:	4809      	ldr	r0, [pc, #36]	@ (8000754 <__NVIC_SetPriority+0xd8>)
 800072e:	1dfb      	adds	r3, r7, #7
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	001c      	movs	r4, r3
 8000734:	230f      	movs	r3, #15
 8000736:	4023      	ands	r3, r4
 8000738:	3b08      	subs	r3, #8
 800073a:	089b      	lsrs	r3, r3, #2
 800073c:	430a      	orrs	r2, r1
 800073e:	3306      	adds	r3, #6
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	18c3      	adds	r3, r0, r3
 8000744:	3304      	adds	r3, #4
 8000746:	601a      	str	r2, [r3, #0]
}
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	b003      	add	sp, #12
 800074e:	bd90      	pop	{r4, r7, pc}
 8000750:	e000e100 	.word	0xe000e100
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	1e5a      	subs	r2, r3, #1
 8000764:	2380      	movs	r3, #128	@ 0x80
 8000766:	045b      	lsls	r3, r3, #17
 8000768:	429a      	cmp	r2, r3
 800076a:	d301      	bcc.n	8000770 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800076c:	2301      	movs	r3, #1
 800076e:	e010      	b.n	8000792 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000770:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <SysTick_Config+0x44>)
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	3a01      	subs	r2, #1
 8000776:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000778:	2301      	movs	r3, #1
 800077a:	425b      	negs	r3, r3
 800077c:	2103      	movs	r1, #3
 800077e:	0018      	movs	r0, r3
 8000780:	f7ff ff7c 	bl	800067c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000784:	4b05      	ldr	r3, [pc, #20]	@ (800079c <SysTick_Config+0x44>)
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800078a:	4b04      	ldr	r3, [pc, #16]	@ (800079c <SysTick_Config+0x44>)
 800078c:	2207      	movs	r2, #7
 800078e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000790:	2300      	movs	r3, #0
}
 8000792:	0018      	movs	r0, r3
 8000794:	46bd      	mov	sp, r7
 8000796:	b002      	add	sp, #8
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	e000e010 	.word	0xe000e010

080007a0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	607a      	str	r2, [r7, #4]
 80007aa:	210f      	movs	r1, #15
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	1c02      	adds	r2, r0, #0
 80007b0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80007b2:	68ba      	ldr	r2, [r7, #8]
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	b25b      	sxtb	r3, r3
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff ff5d 	bl	800067c <__NVIC_SetPriority>
}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	b004      	add	sp, #16
 80007c8:	bd80      	pop	{r7, pc}

080007ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b082      	sub	sp, #8
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	0018      	movs	r0, r3
 80007d6:	f7ff ffbf 	bl	8000758 <SysTick_Config>
 80007da:	0003      	movs	r3, r0
}
 80007dc:	0018      	movs	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	b002      	add	sp, #8
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007f2:	e147      	b.n	8000a84 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2101      	movs	r1, #1
 80007fa:	697a      	ldr	r2, [r7, #20]
 80007fc:	4091      	lsls	r1, r2
 80007fe:	000a      	movs	r2, r1
 8000800:	4013      	ands	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d100      	bne.n	800080c <HAL_GPIO_Init+0x28>
 800080a:	e138      	b.n	8000a7e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	2203      	movs	r2, #3
 8000812:	4013      	ands	r3, r2
 8000814:	2b01      	cmp	r3, #1
 8000816:	d005      	beq.n	8000824 <HAL_GPIO_Init+0x40>
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	2203      	movs	r2, #3
 800081e:	4013      	ands	r3, r2
 8000820:	2b02      	cmp	r3, #2
 8000822:	d130      	bne.n	8000886 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	2203      	movs	r2, #3
 8000830:	409a      	lsls	r2, r3
 8000832:	0013      	movs	r3, r2
 8000834:	43da      	mvns	r2, r3
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	4013      	ands	r3, r2
 800083a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	68da      	ldr	r2, [r3, #12]
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	409a      	lsls	r2, r3
 8000846:	0013      	movs	r3, r2
 8000848:	693a      	ldr	r2, [r7, #16]
 800084a:	4313      	orrs	r3, r2
 800084c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800085a:	2201      	movs	r2, #1
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	43da      	mvns	r2, r3
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	091b      	lsrs	r3, r3, #4
 8000870:	2201      	movs	r2, #1
 8000872:	401a      	ands	r2, r3
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	409a      	lsls	r2, r3
 8000878:	0013      	movs	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	2203      	movs	r2, #3
 800088c:	4013      	ands	r3, r2
 800088e:	2b03      	cmp	r3, #3
 8000890:	d017      	beq.n	80008c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	68db      	ldr	r3, [r3, #12]
 8000896:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	2203      	movs	r2, #3
 800089e:	409a      	lsls	r2, r3
 80008a0:	0013      	movs	r3, r2
 80008a2:	43da      	mvns	r2, r3
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	4013      	ands	r3, r2
 80008a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	689a      	ldr	r2, [r3, #8]
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	409a      	lsls	r2, r3
 80008b4:	0013      	movs	r3, r2
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	2203      	movs	r2, #3
 80008c8:	4013      	ands	r3, r2
 80008ca:	2b02      	cmp	r3, #2
 80008cc:	d123      	bne.n	8000916 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	08da      	lsrs	r2, r3, #3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3208      	adds	r2, #8
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	58d3      	ldr	r3, [r2, r3]
 80008da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	2207      	movs	r2, #7
 80008e0:	4013      	ands	r3, r2
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	220f      	movs	r2, #15
 80008e6:	409a      	lsls	r2, r3
 80008e8:	0013      	movs	r3, r2
 80008ea:	43da      	mvns	r2, r3
 80008ec:	693b      	ldr	r3, [r7, #16]
 80008ee:	4013      	ands	r3, r2
 80008f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	691a      	ldr	r2, [r3, #16]
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	2107      	movs	r1, #7
 80008fa:	400b      	ands	r3, r1
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	409a      	lsls	r2, r3
 8000900:	0013      	movs	r3, r2
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	08da      	lsrs	r2, r3, #3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3208      	adds	r2, #8
 8000910:	0092      	lsls	r2, r2, #2
 8000912:	6939      	ldr	r1, [r7, #16]
 8000914:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	2203      	movs	r2, #3
 8000922:	409a      	lsls	r2, r3
 8000924:	0013      	movs	r3, r2
 8000926:	43da      	mvns	r2, r3
 8000928:	693b      	ldr	r3, [r7, #16]
 800092a:	4013      	ands	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	2203      	movs	r2, #3
 8000934:	401a      	ands	r2, r3
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	409a      	lsls	r2, r3
 800093c:	0013      	movs	r3, r2
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4313      	orrs	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685a      	ldr	r2, [r3, #4]
 800094e:	23c0      	movs	r3, #192	@ 0xc0
 8000950:	029b      	lsls	r3, r3, #10
 8000952:	4013      	ands	r3, r2
 8000954:	d100      	bne.n	8000958 <HAL_GPIO_Init+0x174>
 8000956:	e092      	b.n	8000a7e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000958:	4a50      	ldr	r2, [pc, #320]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	089b      	lsrs	r3, r3, #2
 800095e:	3318      	adds	r3, #24
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	589b      	ldr	r3, [r3, r2]
 8000964:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	2203      	movs	r2, #3
 800096a:	4013      	ands	r3, r2
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	220f      	movs	r2, #15
 8000970:	409a      	lsls	r2, r3
 8000972:	0013      	movs	r3, r2
 8000974:	43da      	mvns	r2, r3
 8000976:	693b      	ldr	r3, [r7, #16]
 8000978:	4013      	ands	r3, r2
 800097a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800097c:	687a      	ldr	r2, [r7, #4]
 800097e:	23a0      	movs	r3, #160	@ 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	429a      	cmp	r2, r3
 8000984:	d013      	beq.n	80009ae <HAL_GPIO_Init+0x1ca>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a45      	ldr	r2, [pc, #276]	@ (8000aa0 <HAL_GPIO_Init+0x2bc>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d00d      	beq.n	80009aa <HAL_GPIO_Init+0x1c6>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4a44      	ldr	r2, [pc, #272]	@ (8000aa4 <HAL_GPIO_Init+0x2c0>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d007      	beq.n	80009a6 <HAL_GPIO_Init+0x1c2>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a43      	ldr	r2, [pc, #268]	@ (8000aa8 <HAL_GPIO_Init+0x2c4>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d101      	bne.n	80009a2 <HAL_GPIO_Init+0x1be>
 800099e:	2303      	movs	r3, #3
 80009a0:	e006      	b.n	80009b0 <HAL_GPIO_Init+0x1cc>
 80009a2:	2305      	movs	r3, #5
 80009a4:	e004      	b.n	80009b0 <HAL_GPIO_Init+0x1cc>
 80009a6:	2302      	movs	r3, #2
 80009a8:	e002      	b.n	80009b0 <HAL_GPIO_Init+0x1cc>
 80009aa:	2301      	movs	r3, #1
 80009ac:	e000      	b.n	80009b0 <HAL_GPIO_Init+0x1cc>
 80009ae:	2300      	movs	r3, #0
 80009b0:	697a      	ldr	r2, [r7, #20]
 80009b2:	2103      	movs	r1, #3
 80009b4:	400a      	ands	r2, r1
 80009b6:	00d2      	lsls	r2, r2, #3
 80009b8:	4093      	lsls	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80009c0:	4936      	ldr	r1, [pc, #216]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	089b      	lsrs	r3, r3, #2
 80009c6:	3318      	adds	r3, #24
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009ce:	4b33      	ldr	r3, [pc, #204]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	43da      	mvns	r2, r3
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	4013      	ands	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685a      	ldr	r2, [r3, #4]
 80009e2:	2380      	movs	r3, #128	@ 0x80
 80009e4:	035b      	lsls	r3, r3, #13
 80009e6:	4013      	ands	r3, r2
 80009e8:	d003      	beq.n	80009f2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80009f2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80009f8:	4b28      	ldr	r3, [pc, #160]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	43da      	mvns	r2, r3
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	4013      	ands	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685a      	ldr	r2, [r3, #4]
 8000a0c:	2380      	movs	r3, #128	@ 0x80
 8000a0e:	039b      	lsls	r3, r3, #14
 8000a10:	4013      	ands	r3, r2
 8000a12:	d003      	beq.n	8000a1c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a22:	4a1e      	ldr	r2, [pc, #120]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 8000a24:	2384      	movs	r3, #132	@ 0x84
 8000a26:	58d3      	ldr	r3, [r2, r3]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	43da      	mvns	r2, r3
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	4013      	ands	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	2380      	movs	r3, #128	@ 0x80
 8000a3a:	029b      	lsls	r3, r3, #10
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	d003      	beq.n	8000a48 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a48:	4914      	ldr	r1, [pc, #80]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 8000a4a:	2284      	movs	r2, #132	@ 0x84
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000a50:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 8000a52:	2380      	movs	r3, #128	@ 0x80
 8000a54:	58d3      	ldr	r3, [r2, r3]
 8000a56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	43da      	mvns	r2, r3
 8000a5c:	693b      	ldr	r3, [r7, #16]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	685a      	ldr	r2, [r3, #4]
 8000a66:	2380      	movs	r3, #128	@ 0x80
 8000a68:	025b      	lsls	r3, r3, #9
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	d003      	beq.n	8000a76 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	4313      	orrs	r3, r2
 8000a74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a76:	4909      	ldr	r1, [pc, #36]	@ (8000a9c <HAL_GPIO_Init+0x2b8>)
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	3301      	adds	r3, #1
 8000a82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	40da      	lsrs	r2, r3
 8000a8c:	1e13      	subs	r3, r2, #0
 8000a8e:	d000      	beq.n	8000a92 <HAL_GPIO_Init+0x2ae>
 8000a90:	e6b0      	b.n	80007f4 <HAL_GPIO_Init+0x10>
  }
}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b006      	add	sp, #24
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40021800 	.word	0x40021800
 8000aa0:	50000400 	.word	0x50000400
 8000aa4:	50000800 	.word	0x50000800
 8000aa8:	50000c00 	.word	0x50000c00

08000aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	0008      	movs	r0, r1
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	1cbb      	adds	r3, r7, #2
 8000aba:	1c02      	adds	r2, r0, #0
 8000abc:	801a      	strh	r2, [r3, #0]
 8000abe:	1c7b      	adds	r3, r7, #1
 8000ac0:	1c0a      	adds	r2, r1, #0
 8000ac2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ac4:	1c7b      	adds	r3, r7, #1
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d004      	beq.n	8000ad6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000acc:	1cbb      	adds	r3, r7, #2
 8000ace:	881a      	ldrh	r2, [r3, #0]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ad4:	e003      	b.n	8000ade <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ad6:	1cbb      	adds	r3, r7, #2
 8000ad8:	881a      	ldrh	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ade:	46c0      	nop			@ (mov r8, r8)
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	b002      	add	sp, #8
 8000ae4:	bd80      	pop	{r7, pc}
	...

08000ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d101      	bne.n	8000afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e08f      	b.n	8000c1a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2241      	movs	r2, #65	@ 0x41
 8000afe:	5c9b      	ldrb	r3, [r3, r2]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d107      	bne.n	8000b16 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2240      	movs	r2, #64	@ 0x40
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	0018      	movs	r0, r3
 8000b12:	f7ff fc83 	bl	800041c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2241      	movs	r2, #65	@ 0x41
 8000b1a:	2124      	movs	r1, #36	@ 0x24
 8000b1c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2101      	movs	r1, #1
 8000b2a:	438a      	bics	r2, r1
 8000b2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	493b      	ldr	r1, [pc, #236]	@ (8000c24 <HAL_I2C_Init+0x13c>)
 8000b38:	400a      	ands	r2, r1
 8000b3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4938      	ldr	r1, [pc, #224]	@ (8000c28 <HAL_I2C_Init+0x140>)
 8000b48:	400a      	ands	r2, r1
 8000b4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d108      	bne.n	8000b66 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689a      	ldr	r2, [r3, #8]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2180      	movs	r1, #128	@ 0x80
 8000b5e:	0209      	lsls	r1, r1, #8
 8000b60:	430a      	orrs	r2, r1
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	e007      	b.n	8000b76 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	689a      	ldr	r2, [r3, #8]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2184      	movs	r1, #132	@ 0x84
 8000b70:	0209      	lsls	r1, r1, #8
 8000b72:	430a      	orrs	r2, r1
 8000b74:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	68db      	ldr	r3, [r3, #12]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d109      	bne.n	8000b92 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2180      	movs	r1, #128	@ 0x80
 8000b8a:	0109      	lsls	r1, r1, #4
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	e007      	b.n	8000ba2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	685a      	ldr	r2, [r3, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4923      	ldr	r1, [pc, #140]	@ (8000c2c <HAL_I2C_Init+0x144>)
 8000b9e:	400a      	ands	r2, r1
 8000ba0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	685a      	ldr	r2, [r3, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4920      	ldr	r1, [pc, #128]	@ (8000c30 <HAL_I2C_Init+0x148>)
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	68da      	ldr	r2, [r3, #12]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	491a      	ldr	r1, [pc, #104]	@ (8000c28 <HAL_I2C_Init+0x140>)
 8000bbe:	400a      	ands	r2, r1
 8000bc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	691a      	ldr	r2, [r3, #16]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	699b      	ldr	r3, [r3, #24]
 8000bd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69d9      	ldr	r1, [r3, #28]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6a1a      	ldr	r2, [r3, #32]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	430a      	orrs	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2101      	movs	r1, #1
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2241      	movs	r2, #65	@ 0x41
 8000c06:	2120      	movs	r1, #32
 8000c08:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2242      	movs	r2, #66	@ 0x42
 8000c14:	2100      	movs	r1, #0
 8000c16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b002      	add	sp, #8
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	f0ffffff 	.word	0xf0ffffff
 8000c28:	ffff7fff 	.word	0xffff7fff
 8000c2c:	fffff7ff 	.word	0xfffff7ff
 8000c30:	02008000 	.word	0x02008000

08000c34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2241      	movs	r2, #65	@ 0x41
 8000c42:	5c9b      	ldrb	r3, [r3, r2]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b20      	cmp	r3, #32
 8000c48:	d138      	bne.n	8000cbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2240      	movs	r2, #64	@ 0x40
 8000c4e:	5c9b      	ldrb	r3, [r3, r2]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d101      	bne.n	8000c58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000c54:	2302      	movs	r3, #2
 8000c56:	e032      	b.n	8000cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2240      	movs	r2, #64	@ 0x40
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2241      	movs	r2, #65	@ 0x41
 8000c64:	2124      	movs	r1, #36	@ 0x24
 8000c66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2101      	movs	r1, #1
 8000c74:	438a      	bics	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4911      	ldr	r1, [pc, #68]	@ (8000cc8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000c84:	400a      	ands	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	6819      	ldr	r1, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	683a      	ldr	r2, [r7, #0]
 8000c94:	430a      	orrs	r2, r1
 8000c96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2241      	movs	r2, #65	@ 0x41
 8000cac:	2120      	movs	r1, #32
 8000cae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2240      	movs	r2, #64	@ 0x40
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	e000      	b.n	8000cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000cbc:	2302      	movs	r3, #2
  }
}
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	ffffefff 	.word	0xffffefff

08000ccc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2241      	movs	r2, #65	@ 0x41
 8000cda:	5c9b      	ldrb	r3, [r3, r2]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2b20      	cmp	r3, #32
 8000ce0:	d139      	bne.n	8000d56 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	5c9b      	ldrb	r3, [r3, r2]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d101      	bne.n	8000cf0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000cec:	2302      	movs	r3, #2
 8000cee:	e033      	b.n	8000d58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2240      	movs	r2, #64	@ 0x40
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2241      	movs	r2, #65	@ 0x41
 8000cfc:	2124      	movs	r1, #36	@ 0x24
 8000cfe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	438a      	bics	r2, r1
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4a11      	ldr	r2, [pc, #68]	@ (8000d60 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	021b      	lsls	r3, r3, #8
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2241      	movs	r2, #65	@ 0x41
 8000d46:	2120      	movs	r1, #32
 8000d48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2240      	movs	r2, #64	@ 0x40
 8000d4e:	2100      	movs	r1, #0
 8000d50:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000d52:	2300      	movs	r3, #0
 8000d54:	e000      	b.n	8000d58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000d56:	2302      	movs	r3, #2
  }
}
 8000d58:	0018      	movs	r0, r3
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	b004      	add	sp, #16
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	fffff0ff 	.word	0xfffff0ff

08000d64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000d6c:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a19      	ldr	r2, [pc, #100]	@ (8000dd8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000d72:	4013      	ands	r3, r2
 8000d74:	0019      	movs	r1, r3
 8000d76:	4b17      	ldr	r3, [pc, #92]	@ (8000dd4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	2380      	movs	r3, #128	@ 0x80
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d11f      	bne.n	8000dc8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000d88:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	189b      	adds	r3, r3, r2
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	4912      	ldr	r1, [pc, #72]	@ (8000de0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000d96:	0018      	movs	r0, r3
 8000d98:	f7ff f9b2 	bl	8000100 <__udivsi3>
 8000d9c:	0003      	movs	r3, r0
 8000d9e:	3301      	adds	r3, #1
 8000da0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000da2:	e008      	b.n	8000db6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d003      	beq.n	8000db2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	3b01      	subs	r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	e001      	b.n	8000db6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e009      	b.n	8000dca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000db8:	695a      	ldr	r2, [r3, #20]
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	2380      	movs	r3, #128	@ 0x80
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d0ed      	beq.n	8000da4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000dc8:	2300      	movs	r3, #0
}
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b004      	add	sp, #16
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	40007000 	.word	0x40007000
 8000dd8:	fffff9ff 	.word	0xfffff9ff
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	000f4240 	.word	0x000f4240

08000de4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d101      	bne.n	8000df6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e2fe      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d100      	bne.n	8000e02 <HAL_RCC_OscConfig+0x1e>
 8000e00:	e07c      	b.n	8000efc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e02:	4bc3      	ldr	r3, [pc, #780]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	2238      	movs	r2, #56	@ 0x38
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e0c:	4bc0      	ldr	r3, [pc, #768]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	2203      	movs	r2, #3
 8000e12:	4013      	ands	r3, r2
 8000e14:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	2b10      	cmp	r3, #16
 8000e1a:	d102      	bne.n	8000e22 <HAL_RCC_OscConfig+0x3e>
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d002      	beq.n	8000e28 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	2b08      	cmp	r3, #8
 8000e26:	d10b      	bne.n	8000e40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e28:	4bb9      	ldr	r3, [pc, #740]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	2380      	movs	r3, #128	@ 0x80
 8000e2e:	029b      	lsls	r3, r3, #10
 8000e30:	4013      	ands	r3, r2
 8000e32:	d062      	beq.n	8000efa <HAL_RCC_OscConfig+0x116>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d15e      	bne.n	8000efa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e2d9      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	2380      	movs	r3, #128	@ 0x80
 8000e46:	025b      	lsls	r3, r3, #9
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d107      	bne.n	8000e5c <HAL_RCC_OscConfig+0x78>
 8000e4c:	4bb0      	ldr	r3, [pc, #704]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4baf      	ldr	r3, [pc, #700]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e52:	2180      	movs	r1, #128	@ 0x80
 8000e54:	0249      	lsls	r1, r1, #9
 8000e56:	430a      	orrs	r2, r1
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	e020      	b.n	8000e9e <HAL_RCC_OscConfig+0xba>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	23a0      	movs	r3, #160	@ 0xa0
 8000e62:	02db      	lsls	r3, r3, #11
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d10e      	bne.n	8000e86 <HAL_RCC_OscConfig+0xa2>
 8000e68:	4ba9      	ldr	r3, [pc, #676]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4ba8      	ldr	r3, [pc, #672]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e6e:	2180      	movs	r1, #128	@ 0x80
 8000e70:	02c9      	lsls	r1, r1, #11
 8000e72:	430a      	orrs	r2, r1
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	4ba6      	ldr	r3, [pc, #664]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4ba5      	ldr	r3, [pc, #660]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	0249      	lsls	r1, r1, #9
 8000e80:	430a      	orrs	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	e00b      	b.n	8000e9e <HAL_RCC_OscConfig+0xba>
 8000e86:	4ba2      	ldr	r3, [pc, #648]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	4ba1      	ldr	r3, [pc, #644]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e8c:	49a1      	ldr	r1, [pc, #644]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e8e:	400a      	ands	r2, r1
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	4b9f      	ldr	r3, [pc, #636]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	4b9e      	ldr	r3, [pc, #632]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000e98:	499f      	ldr	r1, [pc, #636]	@ (8001118 <HAL_RCC_OscConfig+0x334>)
 8000e9a:	400a      	ands	r2, r1
 8000e9c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d014      	beq.n	8000ed0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fbdf 	bl	8000668 <HAL_GetTick>
 8000eaa:	0003      	movs	r3, r0
 8000eac:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb0:	f7ff fbda 	bl	8000668 <HAL_GetTick>
 8000eb4:	0002      	movs	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b64      	cmp	r3, #100	@ 0x64
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e298      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ec2:	4b93      	ldr	r3, [pc, #588]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	2380      	movs	r3, #128	@ 0x80
 8000ec8:	029b      	lsls	r3, r3, #10
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d0f0      	beq.n	8000eb0 <HAL_RCC_OscConfig+0xcc>
 8000ece:	e015      	b.n	8000efc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed0:	f7ff fbca 	bl	8000668 <HAL_GetTick>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eda:	f7ff fbc5 	bl	8000668 <HAL_GetTick>
 8000ede:	0002      	movs	r2, r0
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b64      	cmp	r3, #100	@ 0x64
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e283      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000eec:	4b88      	ldr	r3, [pc, #544]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	2380      	movs	r3, #128	@ 0x80
 8000ef2:	029b      	lsls	r3, r3, #10
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	d1f0      	bne.n	8000eda <HAL_RCC_OscConfig+0xf6>
 8000ef8:	e000      	b.n	8000efc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000efa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2202      	movs	r2, #2
 8000f02:	4013      	ands	r3, r2
 8000f04:	d100      	bne.n	8000f08 <HAL_RCC_OscConfig+0x124>
 8000f06:	e099      	b.n	800103c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f08:	4b81      	ldr	r3, [pc, #516]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	2238      	movs	r2, #56	@ 0x38
 8000f0e:	4013      	ands	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f12:	4b7f      	ldr	r3, [pc, #508]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	2203      	movs	r2, #3
 8000f18:	4013      	ands	r3, r2
 8000f1a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	2b10      	cmp	r3, #16
 8000f20:	d102      	bne.n	8000f28 <HAL_RCC_OscConfig+0x144>
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d002      	beq.n	8000f2e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d135      	bne.n	8000f9a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f2e:	4b78      	ldr	r3, [pc, #480]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	2380      	movs	r3, #128	@ 0x80
 8000f34:	00db      	lsls	r3, r3, #3
 8000f36:	4013      	ands	r3, r2
 8000f38:	d005      	beq.n	8000f46 <HAL_RCC_OscConfig+0x162>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e256      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f46:	4b72      	ldr	r3, [pc, #456]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	4a74      	ldr	r2, [pc, #464]	@ (800111c <HAL_RCC_OscConfig+0x338>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	0019      	movs	r1, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	021a      	lsls	r2, r3, #8
 8000f56:	4b6e      	ldr	r3, [pc, #440]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d112      	bne.n	8000f88 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f62:	4b6b      	ldr	r3, [pc, #428]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a6e      	ldr	r2, [pc, #440]	@ (8001120 <HAL_RCC_OscConfig+0x33c>)
 8000f68:	4013      	ands	r3, r2
 8000f6a:	0019      	movs	r1, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	691a      	ldr	r2, [r3, #16]
 8000f70:	4b67      	ldr	r3, [pc, #412]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f72:	430a      	orrs	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000f76:	4b66      	ldr	r3, [pc, #408]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	0adb      	lsrs	r3, r3, #11
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	4013      	ands	r3, r2
 8000f80:	4a68      	ldr	r2, [pc, #416]	@ (8001124 <HAL_RCC_OscConfig+0x340>)
 8000f82:	40da      	lsrs	r2, r3
 8000f84:	4b68      	ldr	r3, [pc, #416]	@ (8001128 <HAL_RCC_OscConfig+0x344>)
 8000f86:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f88:	4b68      	ldr	r3, [pc, #416]	@ (800112c <HAL_RCC_OscConfig+0x348>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f7ff fb0f 	bl	80005b0 <HAL_InitTick>
 8000f92:	1e03      	subs	r3, r0, #0
 8000f94:	d051      	beq.n	800103a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e22c      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d030      	beq.n	8001004 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000fa2:	4b5b      	ldr	r3, [pc, #364]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a5e      	ldr	r2, [pc, #376]	@ (8001120 <HAL_RCC_OscConfig+0x33c>)
 8000fa8:	4013      	ands	r3, r2
 8000faa:	0019      	movs	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	691a      	ldr	r2, [r3, #16]
 8000fb0:	4b57      	ldr	r3, [pc, #348]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000fb6:	4b56      	ldr	r3, [pc, #344]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	4b55      	ldr	r3, [pc, #340]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fbc:	2180      	movs	r1, #128	@ 0x80
 8000fbe:	0049      	lsls	r1, r1, #1
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fb50 	bl	8000668 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fce:	f7ff fb4b 	bl	8000668 <HAL_GetTick>
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e209      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	2380      	movs	r3, #128	@ 0x80
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fec:	4b48      	ldr	r3, [pc, #288]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	4a4a      	ldr	r2, [pc, #296]	@ (800111c <HAL_RCC_OscConfig+0x338>)
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	021a      	lsls	r2, r3, #8
 8000ffc:	4b44      	ldr	r3, [pc, #272]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	430a      	orrs	r2, r1
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	e01b      	b.n	800103c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001004:	4b42      	ldr	r3, [pc, #264]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b41      	ldr	r3, [pc, #260]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 800100a:	4949      	ldr	r1, [pc, #292]	@ (8001130 <HAL_RCC_OscConfig+0x34c>)
 800100c:	400a      	ands	r2, r1
 800100e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001010:	f7ff fb2a 	bl	8000668 <HAL_GetTick>
 8001014:	0003      	movs	r3, r0
 8001016:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800101a:	f7ff fb25 	bl	8000668 <HAL_GetTick>
 800101e:	0002      	movs	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e1e3      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800102c:	4b38      	ldr	r3, [pc, #224]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	4013      	ands	r3, r2
 8001036:	d1f0      	bne.n	800101a <HAL_RCC_OscConfig+0x236>
 8001038:	e000      	b.n	800103c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800103a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2208      	movs	r2, #8
 8001042:	4013      	ands	r3, r2
 8001044:	d047      	beq.n	80010d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001046:	4b32      	ldr	r3, [pc, #200]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	2238      	movs	r2, #56	@ 0x38
 800104c:	4013      	ands	r3, r2
 800104e:	2b18      	cmp	r3, #24
 8001050:	d10a      	bne.n	8001068 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001052:	4b2f      	ldr	r3, [pc, #188]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8001054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001056:	2202      	movs	r2, #2
 8001058:	4013      	ands	r3, r2
 800105a:	d03c      	beq.n	80010d6 <HAL_RCC_OscConfig+0x2f2>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d138      	bne.n	80010d6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e1c5      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d019      	beq.n	80010a4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001070:	4b27      	ldr	r3, [pc, #156]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8001072:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001074:	4b26      	ldr	r3, [pc, #152]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 8001076:	2101      	movs	r1, #1
 8001078:	430a      	orrs	r2, r1
 800107a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800107c:	f7ff faf4 	bl	8000668 <HAL_GetTick>
 8001080:	0003      	movs	r3, r0
 8001082:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001084:	e008      	b.n	8001098 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001086:	f7ff faef 	bl	8000668 <HAL_GetTick>
 800108a:	0002      	movs	r2, r0
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e1ad      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001098:	4b1d      	ldr	r3, [pc, #116]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 800109a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800109c:	2202      	movs	r2, #2
 800109e:	4013      	ands	r3, r2
 80010a0:	d0f1      	beq.n	8001086 <HAL_RCC_OscConfig+0x2a2>
 80010a2:	e018      	b.n	80010d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 80010a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010a8:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 80010aa:	2101      	movs	r1, #1
 80010ac:	438a      	bics	r2, r1
 80010ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b0:	f7ff fada 	bl	8000668 <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ba:	f7ff fad5 	bl	8000668 <HAL_GetTick>
 80010be:	0002      	movs	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e193      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010cc:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 80010ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d0:	2202      	movs	r2, #2
 80010d2:	4013      	ands	r3, r2
 80010d4:	d1f1      	bne.n	80010ba <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2204      	movs	r2, #4
 80010dc:	4013      	ands	r3, r2
 80010de:	d100      	bne.n	80010e2 <HAL_RCC_OscConfig+0x2fe>
 80010e0:	e0c6      	b.n	8001270 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010e2:	231f      	movs	r3, #31
 80010e4:	18fb      	adds	r3, r7, r3
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80010ea:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	2238      	movs	r2, #56	@ 0x38
 80010f0:	4013      	ands	r3, r2
 80010f2:	2b20      	cmp	r3, #32
 80010f4:	d11e      	bne.n	8001134 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80010f6:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <HAL_RCC_OscConfig+0x32c>)
 80010f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010fa:	2202      	movs	r2, #2
 80010fc:	4013      	ands	r3, r2
 80010fe:	d100      	bne.n	8001102 <HAL_RCC_OscConfig+0x31e>
 8001100:	e0b6      	b.n	8001270 <HAL_RCC_OscConfig+0x48c>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d000      	beq.n	800110c <HAL_RCC_OscConfig+0x328>
 800110a:	e0b1      	b.n	8001270 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e171      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
 8001110:	40021000 	.word	0x40021000
 8001114:	fffeffff 	.word	0xfffeffff
 8001118:	fffbffff 	.word	0xfffbffff
 800111c:	ffff80ff 	.word	0xffff80ff
 8001120:	ffffc7ff 	.word	0xffffc7ff
 8001124:	00f42400 	.word	0x00f42400
 8001128:	20000000 	.word	0x20000000
 800112c:	20000004 	.word	0x20000004
 8001130:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001134:	4bb1      	ldr	r3, [pc, #708]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	055b      	lsls	r3, r3, #21
 800113c:	4013      	ands	r3, r2
 800113e:	d101      	bne.n	8001144 <HAL_RCC_OscConfig+0x360>
 8001140:	2301      	movs	r3, #1
 8001142:	e000      	b.n	8001146 <HAL_RCC_OscConfig+0x362>
 8001144:	2300      	movs	r3, #0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d011      	beq.n	800116e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800114a:	4bac      	ldr	r3, [pc, #688]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800114c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800114e:	4bab      	ldr	r3, [pc, #684]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001150:	2180      	movs	r1, #128	@ 0x80
 8001152:	0549      	lsls	r1, r1, #21
 8001154:	430a      	orrs	r2, r1
 8001156:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001158:	4ba8      	ldr	r3, [pc, #672]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800115a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800115c:	2380      	movs	r3, #128	@ 0x80
 800115e:	055b      	lsls	r3, r3, #21
 8001160:	4013      	ands	r3, r2
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001166:	231f      	movs	r3, #31
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800116e:	4ba4      	ldr	r3, [pc, #656]	@ (8001400 <HAL_RCC_OscConfig+0x61c>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	2380      	movs	r3, #128	@ 0x80
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4013      	ands	r3, r2
 8001178:	d11a      	bne.n	80011b0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800117a:	4ba1      	ldr	r3, [pc, #644]	@ (8001400 <HAL_RCC_OscConfig+0x61c>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4ba0      	ldr	r3, [pc, #640]	@ (8001400 <HAL_RCC_OscConfig+0x61c>)
 8001180:	2180      	movs	r1, #128	@ 0x80
 8001182:	0049      	lsls	r1, r1, #1
 8001184:	430a      	orrs	r2, r1
 8001186:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001188:	f7ff fa6e 	bl	8000668 <HAL_GetTick>
 800118c:	0003      	movs	r3, r0
 800118e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001192:	f7ff fa69 	bl	8000668 <HAL_GetTick>
 8001196:	0002      	movs	r2, r0
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e127      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011a4:	4b96      	ldr	r3, [pc, #600]	@ (8001400 <HAL_RCC_OscConfig+0x61c>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	2380      	movs	r3, #128	@ 0x80
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4013      	ands	r3, r2
 80011ae:	d0f0      	beq.n	8001192 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d106      	bne.n	80011c6 <HAL_RCC_OscConfig+0x3e2>
 80011b8:	4b90      	ldr	r3, [pc, #576]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011bc:	4b8f      	ldr	r3, [pc, #572]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011be:	2101      	movs	r1, #1
 80011c0:	430a      	orrs	r2, r1
 80011c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011c4:	e01c      	b.n	8001200 <HAL_RCC_OscConfig+0x41c>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	2b05      	cmp	r3, #5
 80011cc:	d10c      	bne.n	80011e8 <HAL_RCC_OscConfig+0x404>
 80011ce:	4b8b      	ldr	r3, [pc, #556]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011d2:	4b8a      	ldr	r3, [pc, #552]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011d4:	2104      	movs	r1, #4
 80011d6:	430a      	orrs	r2, r1
 80011d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011da:	4b88      	ldr	r3, [pc, #544]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011de:	4b87      	ldr	r3, [pc, #540]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011e0:	2101      	movs	r1, #1
 80011e2:	430a      	orrs	r2, r1
 80011e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011e6:	e00b      	b.n	8001200 <HAL_RCC_OscConfig+0x41c>
 80011e8:	4b84      	ldr	r3, [pc, #528]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011ec:	4b83      	ldr	r3, [pc, #524]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011ee:	2101      	movs	r1, #1
 80011f0:	438a      	bics	r2, r1
 80011f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011f4:	4b81      	ldr	r3, [pc, #516]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011f8:	4b80      	ldr	r3, [pc, #512]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80011fa:	2104      	movs	r1, #4
 80011fc:	438a      	bics	r2, r1
 80011fe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d014      	beq.n	8001232 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001208:	f7ff fa2e 	bl	8000668 <HAL_GetTick>
 800120c:	0003      	movs	r3, r0
 800120e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001210:	e009      	b.n	8001226 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001212:	f7ff fa29 	bl	8000668 <HAL_GetTick>
 8001216:	0002      	movs	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	4a79      	ldr	r2, [pc, #484]	@ (8001404 <HAL_RCC_OscConfig+0x620>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e0e6      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001226:	4b75      	ldr	r3, [pc, #468]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800122a:	2202      	movs	r2, #2
 800122c:	4013      	ands	r3, r2
 800122e:	d0f0      	beq.n	8001212 <HAL_RCC_OscConfig+0x42e>
 8001230:	e013      	b.n	800125a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001232:	f7ff fa19 	bl	8000668 <HAL_GetTick>
 8001236:	0003      	movs	r3, r0
 8001238:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800123a:	e009      	b.n	8001250 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123c:	f7ff fa14 	bl	8000668 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	4a6f      	ldr	r2, [pc, #444]	@ (8001404 <HAL_RCC_OscConfig+0x620>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e0d1      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001250:	4b6a      	ldr	r3, [pc, #424]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001254:	2202      	movs	r2, #2
 8001256:	4013      	ands	r3, r2
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800125a:	231f      	movs	r3, #31
 800125c:	18fb      	adds	r3, r7, r3
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d105      	bne.n	8001270 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001264:	4b65      	ldr	r3, [pc, #404]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001268:	4b64      	ldr	r3, [pc, #400]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800126a:	4967      	ldr	r1, [pc, #412]	@ (8001408 <HAL_RCC_OscConfig+0x624>)
 800126c:	400a      	ands	r2, r1
 800126e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	69db      	ldr	r3, [r3, #28]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d100      	bne.n	800127a <HAL_RCC_OscConfig+0x496>
 8001278:	e0bb      	b.n	80013f2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800127a:	4b60      	ldr	r3, [pc, #384]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	2238      	movs	r2, #56	@ 0x38
 8001280:	4013      	ands	r3, r2
 8001282:	2b10      	cmp	r3, #16
 8001284:	d100      	bne.n	8001288 <HAL_RCC_OscConfig+0x4a4>
 8001286:	e07b      	b.n	8001380 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d156      	bne.n	800133e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001290:	4b5a      	ldr	r3, [pc, #360]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4b59      	ldr	r3, [pc, #356]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001296:	495d      	ldr	r1, [pc, #372]	@ (800140c <HAL_RCC_OscConfig+0x628>)
 8001298:	400a      	ands	r2, r1
 800129a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129c:	f7ff f9e4 	bl	8000668 <HAL_GetTick>
 80012a0:	0003      	movs	r3, r0
 80012a2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a6:	f7ff f9df 	bl	8000668 <HAL_GetTick>
 80012aa:	0002      	movs	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e09d      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012b8:	4b50      	ldr	r3, [pc, #320]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	2380      	movs	r3, #128	@ 0x80
 80012be:	049b      	lsls	r3, r3, #18
 80012c0:	4013      	ands	r3, r2
 80012c2:	d1f0      	bne.n	80012a6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012c4:	4b4d      	ldr	r3, [pc, #308]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a51      	ldr	r2, [pc, #324]	@ (8001410 <HAL_RCC_OscConfig+0x62c>)
 80012ca:	4013      	ands	r3, r2
 80012cc:	0019      	movs	r1, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6a1a      	ldr	r2, [r3, #32]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d6:	431a      	orrs	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012dc:	021b      	lsls	r3, r3, #8
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	431a      	orrs	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f0:	431a      	orrs	r2, r3
 80012f2:	4b42      	ldr	r3, [pc, #264]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80012f4:	430a      	orrs	r2, r1
 80012f6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012f8:	4b40      	ldr	r3, [pc, #256]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4b3f      	ldr	r3, [pc, #252]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 80012fe:	2180      	movs	r1, #128	@ 0x80
 8001300:	0449      	lsls	r1, r1, #17
 8001302:	430a      	orrs	r2, r1
 8001304:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001306:	4b3d      	ldr	r3, [pc, #244]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	4b3c      	ldr	r3, [pc, #240]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800130c:	2180      	movs	r1, #128	@ 0x80
 800130e:	0549      	lsls	r1, r1, #21
 8001310:	430a      	orrs	r2, r1
 8001312:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff f9a8 	bl	8000668 <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800131c:	e008      	b.n	8001330 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800131e:	f7ff f9a3 	bl	8000668 <HAL_GetTick>
 8001322:	0002      	movs	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e061      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001330:	4b32      	ldr	r3, [pc, #200]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	2380      	movs	r3, #128	@ 0x80
 8001336:	049b      	lsls	r3, r3, #18
 8001338:	4013      	ands	r3, r2
 800133a:	d0f0      	beq.n	800131e <HAL_RCC_OscConfig+0x53a>
 800133c:	e059      	b.n	80013f2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800133e:	4b2f      	ldr	r3, [pc, #188]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	4b2e      	ldr	r3, [pc, #184]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001344:	4931      	ldr	r1, [pc, #196]	@ (800140c <HAL_RCC_OscConfig+0x628>)
 8001346:	400a      	ands	r2, r1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134a:	f7ff f98d 	bl	8000668 <HAL_GetTick>
 800134e:	0003      	movs	r3, r0
 8001350:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001354:	f7ff f988 	bl	8000668 <HAL_GetTick>
 8001358:	0002      	movs	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e046      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001366:	4b25      	ldr	r3, [pc, #148]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	2380      	movs	r3, #128	@ 0x80
 800136c:	049b      	lsls	r3, r3, #18
 800136e:	4013      	ands	r3, r2
 8001370:	d1f0      	bne.n	8001354 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001372:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001374:	68da      	ldr	r2, [r3, #12]
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 8001378:	4926      	ldr	r1, [pc, #152]	@ (8001414 <HAL_RCC_OscConfig+0x630>)
 800137a:	400a      	ands	r2, r1
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	e038      	b.n	80013f2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d101      	bne.n	800138c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e033      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800138c:	4b1b      	ldr	r3, [pc, #108]	@ (80013fc <HAL_RCC_OscConfig+0x618>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2203      	movs	r2, #3
 8001396:	401a      	ands	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	429a      	cmp	r2, r3
 800139e:	d126      	bne.n	80013ee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2270      	movs	r2, #112	@ 0x70
 80013a4:	401a      	ands	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d11f      	bne.n	80013ee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	23fe      	movs	r3, #254	@ 0xfe
 80013b2:	01db      	lsls	r3, r3, #7
 80013b4:	401a      	ands	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ba:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013bc:	429a      	cmp	r2, r3
 80013be:	d116      	bne.n	80013ee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	23f8      	movs	r3, #248	@ 0xf8
 80013c4:	039b      	lsls	r3, r3, #14
 80013c6:	401a      	ands	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d10e      	bne.n	80013ee <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	23e0      	movs	r3, #224	@ 0xe0
 80013d4:	051b      	lsls	r3, r3, #20
 80013d6:	401a      	ands	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013dc:	429a      	cmp	r2, r3
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	0f5b      	lsrs	r3, r3, #29
 80013e4:	075a      	lsls	r2, r3, #29
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b008      	add	sp, #32
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40021000 	.word	0x40021000
 8001400:	40007000 	.word	0x40007000
 8001404:	00001388 	.word	0x00001388
 8001408:	efffffff 	.word	0xefffffff
 800140c:	feffffff 	.word	0xfeffffff
 8001410:	11c1808c 	.word	0x11c1808c
 8001414:	eefefffc 	.word	0xeefefffc

08001418 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e0e9      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800142c:	4b76      	ldr	r3, [pc, #472]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2207      	movs	r2, #7
 8001432:	4013      	ands	r3, r2
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d91e      	bls.n	8001478 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143a:	4b73      	ldr	r3, [pc, #460]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2207      	movs	r2, #7
 8001440:	4393      	bics	r3, r2
 8001442:	0019      	movs	r1, r3
 8001444:	4b70      	ldr	r3, [pc, #448]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	430a      	orrs	r2, r1
 800144a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800144c:	f7ff f90c 	bl	8000668 <HAL_GetTick>
 8001450:	0003      	movs	r3, r0
 8001452:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001454:	e009      	b.n	800146a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001456:	f7ff f907 	bl	8000668 <HAL_GetTick>
 800145a:	0002      	movs	r2, r0
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	4a6a      	ldr	r2, [pc, #424]	@ (800160c <HAL_RCC_ClockConfig+0x1f4>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d901      	bls.n	800146a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e0ca      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800146a:	4b67      	ldr	r3, [pc, #412]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2207      	movs	r2, #7
 8001470:	4013      	ands	r3, r2
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d1ee      	bne.n	8001456 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2202      	movs	r2, #2
 800147e:	4013      	ands	r3, r2
 8001480:	d015      	beq.n	80014ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2204      	movs	r2, #4
 8001488:	4013      	ands	r3, r2
 800148a:	d006      	beq.n	800149a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800148c:	4b60      	ldr	r3, [pc, #384]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	4b5f      	ldr	r3, [pc, #380]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 8001492:	21e0      	movs	r1, #224	@ 0xe0
 8001494:	01c9      	lsls	r1, r1, #7
 8001496:	430a      	orrs	r2, r1
 8001498:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800149a:	4b5d      	ldr	r3, [pc, #372]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	4a5d      	ldr	r2, [pc, #372]	@ (8001614 <HAL_RCC_ClockConfig+0x1fc>)
 80014a0:	4013      	ands	r3, r2
 80014a2:	0019      	movs	r1, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	4b59      	ldr	r3, [pc, #356]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80014aa:	430a      	orrs	r2, r1
 80014ac:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2201      	movs	r2, #1
 80014b4:	4013      	ands	r3, r2
 80014b6:	d057      	beq.n	8001568 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d107      	bne.n	80014d0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014c0:	4b53      	ldr	r3, [pc, #332]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2380      	movs	r3, #128	@ 0x80
 80014c6:	029b      	lsls	r3, r3, #10
 80014c8:	4013      	ands	r3, r2
 80014ca:	d12b      	bne.n	8001524 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e097      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d107      	bne.n	80014e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2380      	movs	r3, #128	@ 0x80
 80014de:	049b      	lsls	r3, r3, #18
 80014e0:	4013      	ands	r3, r2
 80014e2:	d11f      	bne.n	8001524 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e08b      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d107      	bne.n	8001500 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014f0:	4b47      	ldr	r3, [pc, #284]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	4013      	ands	r3, r2
 80014fa:	d113      	bne.n	8001524 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e07f      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d106      	bne.n	8001516 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001508:	4b41      	ldr	r3, [pc, #260]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 800150a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800150c:	2202      	movs	r2, #2
 800150e:	4013      	ands	r3, r2
 8001510:	d108      	bne.n	8001524 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e074      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001516:	4b3e      	ldr	r3, [pc, #248]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 8001518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800151a:	2202      	movs	r2, #2
 800151c:	4013      	ands	r3, r2
 800151e:	d101      	bne.n	8001524 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e06d      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001524:	4b3a      	ldr	r3, [pc, #232]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	2207      	movs	r2, #7
 800152a:	4393      	bics	r3, r2
 800152c:	0019      	movs	r1, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	4b37      	ldr	r3, [pc, #220]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 8001534:	430a      	orrs	r2, r1
 8001536:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001538:	f7ff f896 	bl	8000668 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001540:	e009      	b.n	8001556 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001542:	f7ff f891 	bl	8000668 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	4a2f      	ldr	r2, [pc, #188]	@ (800160c <HAL_RCC_ClockConfig+0x1f4>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e054      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001556:	4b2e      	ldr	r3, [pc, #184]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2238      	movs	r2, #56	@ 0x38
 800155c:	401a      	ands	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	429a      	cmp	r2, r3
 8001566:	d1ec      	bne.n	8001542 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001568:	4b27      	ldr	r3, [pc, #156]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2207      	movs	r2, #7
 800156e:	4013      	ands	r3, r2
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d21e      	bcs.n	80015b4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b24      	ldr	r3, [pc, #144]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2207      	movs	r2, #7
 800157c:	4393      	bics	r3, r2
 800157e:	0019      	movs	r1, r3
 8001580:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001588:	f7ff f86e 	bl	8000668 <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001590:	e009      	b.n	80015a6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001592:	f7ff f869 	bl	8000668 <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	4a1b      	ldr	r2, [pc, #108]	@ (800160c <HAL_RCC_ClockConfig+0x1f4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e02c      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_RCC_ClockConfig+0x1f0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2207      	movs	r2, #7
 80015ac:	4013      	ands	r3, r2
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d1ee      	bne.n	8001592 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2204      	movs	r2, #4
 80015ba:	4013      	ands	r3, r2
 80015bc:	d009      	beq.n	80015d2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	4a15      	ldr	r2, [pc, #84]	@ (8001618 <HAL_RCC_ClockConfig+0x200>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	0019      	movs	r1, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68da      	ldr	r2, [r3, #12]
 80015cc:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80015ce:	430a      	orrs	r2, r1
 80015d0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015d2:	f000 f829 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 80015d6:	0001      	movs	r1, r0
 80015d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001610 <HAL_RCC_ClockConfig+0x1f8>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	0a1b      	lsrs	r3, r3, #8
 80015de:	220f      	movs	r2, #15
 80015e0:	401a      	ands	r2, r3
 80015e2:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <HAL_RCC_ClockConfig+0x204>)
 80015e4:	0092      	lsls	r2, r2, #2
 80015e6:	58d3      	ldr	r3, [r2, r3]
 80015e8:	221f      	movs	r2, #31
 80015ea:	4013      	ands	r3, r2
 80015ec:	000a      	movs	r2, r1
 80015ee:	40da      	lsrs	r2, r3
 80015f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <HAL_RCC_ClockConfig+0x208>)
 80015f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80015f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <HAL_RCC_ClockConfig+0x20c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f7fe ffd9 	bl	80005b0 <HAL_InitTick>
 80015fe:	0003      	movs	r3, r0
}
 8001600:	0018      	movs	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	b004      	add	sp, #16
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40022000 	.word	0x40022000
 800160c:	00001388 	.word	0x00001388
 8001610:	40021000 	.word	0x40021000
 8001614:	fffff0ff 	.word	0xfffff0ff
 8001618:	ffff8fff 	.word	0xffff8fff
 800161c:	08001acc 	.word	0x08001acc
 8001620:	20000000 	.word	0x20000000
 8001624:	20000004 	.word	0x20000004

08001628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800162e:	4b3c      	ldr	r3, [pc, #240]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2238      	movs	r2, #56	@ 0x38
 8001634:	4013      	ands	r3, r2
 8001636:	d10f      	bne.n	8001658 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001638:	4b39      	ldr	r3, [pc, #228]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	0adb      	lsrs	r3, r3, #11
 800163e:	2207      	movs	r2, #7
 8001640:	4013      	ands	r3, r2
 8001642:	2201      	movs	r2, #1
 8001644:	409a      	lsls	r2, r3
 8001646:	0013      	movs	r3, r2
 8001648:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800164a:	6839      	ldr	r1, [r7, #0]
 800164c:	4835      	ldr	r0, [pc, #212]	@ (8001724 <HAL_RCC_GetSysClockFreq+0xfc>)
 800164e:	f7fe fd57 	bl	8000100 <__udivsi3>
 8001652:	0003      	movs	r3, r0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	e05d      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001658:	4b31      	ldr	r3, [pc, #196]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2238      	movs	r2, #56	@ 0x38
 800165e:	4013      	ands	r3, r2
 8001660:	2b08      	cmp	r3, #8
 8001662:	d102      	bne.n	800166a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001664:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x100>)
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	e054      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800166a:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2238      	movs	r2, #56	@ 0x38
 8001670:	4013      	ands	r3, r2
 8001672:	2b10      	cmp	r3, #16
 8001674:	d138      	bne.n	80016e8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001676:	4b2a      	ldr	r3, [pc, #168]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2203      	movs	r2, #3
 800167c:	4013      	ands	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001680:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	2207      	movs	r2, #7
 8001688:	4013      	ands	r3, r2
 800168a:	3301      	adds	r3, #1
 800168c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2b03      	cmp	r3, #3
 8001692:	d10d      	bne.n	80016b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	4824      	ldr	r0, [pc, #144]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x100>)
 8001698:	f7fe fd32 	bl	8000100 <__udivsi3>
 800169c:	0003      	movs	r3, r0
 800169e:	0019      	movs	r1, r3
 80016a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	227f      	movs	r2, #127	@ 0x7f
 80016a8:	4013      	ands	r3, r2
 80016aa:	434b      	muls	r3, r1
 80016ac:	617b      	str	r3, [r7, #20]
        break;
 80016ae:	e00d      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	481c      	ldr	r0, [pc, #112]	@ (8001724 <HAL_RCC_GetSysClockFreq+0xfc>)
 80016b4:	f7fe fd24 	bl	8000100 <__udivsi3>
 80016b8:	0003      	movs	r3, r0
 80016ba:	0019      	movs	r1, r3
 80016bc:	4b18      	ldr	r3, [pc, #96]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	0a1b      	lsrs	r3, r3, #8
 80016c2:	227f      	movs	r2, #127	@ 0x7f
 80016c4:	4013      	ands	r3, r2
 80016c6:	434b      	muls	r3, r1
 80016c8:	617b      	str	r3, [r7, #20]
        break;
 80016ca:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80016cc:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	0f5b      	lsrs	r3, r3, #29
 80016d2:	2207      	movs	r2, #7
 80016d4:	4013      	ands	r3, r2
 80016d6:	3301      	adds	r3, #1
 80016d8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	6978      	ldr	r0, [r7, #20]
 80016de:	f7fe fd0f 	bl	8000100 <__udivsi3>
 80016e2:	0003      	movs	r3, r0
 80016e4:	613b      	str	r3, [r7, #16]
 80016e6:	e015      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80016e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	2238      	movs	r2, #56	@ 0x38
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b20      	cmp	r3, #32
 80016f2:	d103      	bne.n	80016fc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80016f4:	2380      	movs	r3, #128	@ 0x80
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	e00b      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2238      	movs	r2, #56	@ 0x38
 8001702:	4013      	ands	r3, r2
 8001704:	2b18      	cmp	r3, #24
 8001706:	d103      	bne.n	8001710 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001708:	23fa      	movs	r3, #250	@ 0xfa
 800170a:	01db      	lsls	r3, r3, #7
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	e001      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001710:	2300      	movs	r3, #0
 8001712:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001714:	693b      	ldr	r3, [r7, #16]
}
 8001716:	0018      	movs	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	b006      	add	sp, #24
 800171c:	bd80      	pop	{r7, pc}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	40021000 	.word	0x40021000
 8001724:	00f42400 	.word	0x00f42400
 8001728:	007a1200 	.word	0x007a1200

0800172c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001734:	2313      	movs	r3, #19
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800173c:	2312      	movs	r3, #18
 800173e:	18fb      	adds	r3, r7, r3
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2380      	movs	r3, #128	@ 0x80
 800174a:	029b      	lsls	r3, r3, #10
 800174c:	4013      	ands	r3, r2
 800174e:	d100      	bne.n	8001752 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001750:	e0a3      	b.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001752:	2011      	movs	r0, #17
 8001754:	183b      	adds	r3, r7, r0
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800175a:	4bb3      	ldr	r3, [pc, #716]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800175c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800175e:	2380      	movs	r3, #128	@ 0x80
 8001760:	055b      	lsls	r3, r3, #21
 8001762:	4013      	ands	r3, r2
 8001764:	d110      	bne.n	8001788 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	4bb0      	ldr	r3, [pc, #704]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800176a:	4baf      	ldr	r3, [pc, #700]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800176c:	2180      	movs	r1, #128	@ 0x80
 800176e:	0549      	lsls	r1, r1, #21
 8001770:	430a      	orrs	r2, r1
 8001772:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001774:	4bac      	ldr	r3, [pc, #688]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001776:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001778:	2380      	movs	r3, #128	@ 0x80
 800177a:	055b      	lsls	r3, r3, #21
 800177c:	4013      	ands	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001782:	183b      	adds	r3, r7, r0
 8001784:	2201      	movs	r2, #1
 8001786:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001788:	4ba8      	ldr	r3, [pc, #672]	@ (8001a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4ba7      	ldr	r3, [pc, #668]	@ (8001a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800178e:	2180      	movs	r1, #128	@ 0x80
 8001790:	0049      	lsls	r1, r1, #1
 8001792:	430a      	orrs	r2, r1
 8001794:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001796:	f7fe ff67 	bl	8000668 <HAL_GetTick>
 800179a:	0003      	movs	r3, r0
 800179c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800179e:	e00b      	b.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a0:	f7fe ff62 	bl	8000668 <HAL_GetTick>
 80017a4:	0002      	movs	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d904      	bls.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80017ae:	2313      	movs	r3, #19
 80017b0:	18fb      	adds	r3, r7, r3
 80017b2:	2203      	movs	r2, #3
 80017b4:	701a      	strb	r2, [r3, #0]
        break;
 80017b6:	e005      	b.n	80017c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80017b8:	4b9c      	ldr	r3, [pc, #624]	@ (8001a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	2380      	movs	r3, #128	@ 0x80
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	4013      	ands	r3, r2
 80017c2:	d0ed      	beq.n	80017a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80017c4:	2313      	movs	r3, #19
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d154      	bne.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80017ce:	4b96      	ldr	r3, [pc, #600]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80017d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017d2:	23c0      	movs	r3, #192	@ 0xc0
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4013      	ands	r3, r2
 80017d8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d019      	beq.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d014      	beq.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80017ea:	4b8f      	ldr	r3, [pc, #572]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80017ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ee:	4a90      	ldr	r2, [pc, #576]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80017f0:	4013      	ands	r3, r2
 80017f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80017f4:	4b8c      	ldr	r3, [pc, #560]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80017f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017f8:	4b8b      	ldr	r3, [pc, #556]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80017fa:	2180      	movs	r1, #128	@ 0x80
 80017fc:	0249      	lsls	r1, r1, #9
 80017fe:	430a      	orrs	r2, r1
 8001800:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001802:	4b89      	ldr	r3, [pc, #548]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001804:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001806:	4b88      	ldr	r3, [pc, #544]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001808:	498a      	ldr	r1, [pc, #552]	@ (8001a34 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800180a:	400a      	ands	r2, r1
 800180c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800180e:	4b86      	ldr	r3, [pc, #536]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2201      	movs	r2, #1
 8001818:	4013      	ands	r3, r2
 800181a:	d016      	beq.n	800184a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7fe ff24 	bl	8000668 <HAL_GetTick>
 8001820:	0003      	movs	r3, r0
 8001822:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001824:	e00c      	b.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001826:	f7fe ff1f 	bl	8000668 <HAL_GetTick>
 800182a:	0002      	movs	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	4a81      	ldr	r2, [pc, #516]	@ (8001a38 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d904      	bls.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001836:	2313      	movs	r3, #19
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	2203      	movs	r2, #3
 800183c:	701a      	strb	r2, [r3, #0]
            break;
 800183e:	e004      	b.n	800184a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001840:	4b79      	ldr	r3, [pc, #484]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001844:	2202      	movs	r2, #2
 8001846:	4013      	ands	r3, r2
 8001848:	d0ed      	beq.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800184a:	2313      	movs	r3, #19
 800184c:	18fb      	adds	r3, r7, r3
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10a      	bne.n	800186a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001854:	4b74      	ldr	r3, [pc, #464]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001858:	4a75      	ldr	r2, [pc, #468]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800185a:	4013      	ands	r3, r2
 800185c:	0019      	movs	r1, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001862:	4b71      	ldr	r3, [pc, #452]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001864:	430a      	orrs	r2, r1
 8001866:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001868:	e00c      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800186a:	2312      	movs	r3, #18
 800186c:	18fb      	adds	r3, r7, r3
 800186e:	2213      	movs	r2, #19
 8001870:	18ba      	adds	r2, r7, r2
 8001872:	7812      	ldrb	r2, [r2, #0]
 8001874:	701a      	strb	r2, [r3, #0]
 8001876:	e005      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001878:	2312      	movs	r3, #18
 800187a:	18fb      	adds	r3, r7, r3
 800187c:	2213      	movs	r2, #19
 800187e:	18ba      	adds	r2, r7, r2
 8001880:	7812      	ldrb	r2, [r2, #0]
 8001882:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001884:	2311      	movs	r3, #17
 8001886:	18fb      	adds	r3, r7, r3
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d105      	bne.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188e:	4b66      	ldr	r3, [pc, #408]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001890:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001892:	4b65      	ldr	r3, [pc, #404]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001894:	4969      	ldr	r1, [pc, #420]	@ (8001a3c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001896:	400a      	ands	r2, r1
 8001898:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2201      	movs	r2, #1
 80018a0:	4013      	ands	r3, r2
 80018a2:	d009      	beq.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80018a4:	4b60      	ldr	r3, [pc, #384]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a8:	2203      	movs	r2, #3
 80018aa:	4393      	bics	r3, r2
 80018ac:	0019      	movs	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018b4:	430a      	orrs	r2, r1
 80018b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2210      	movs	r2, #16
 80018be:	4013      	ands	r3, r2
 80018c0:	d009      	beq.n	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80018c2:	4b59      	ldr	r3, [pc, #356]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018c6:	4a5e      	ldr	r2, [pc, #376]	@ (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	0019      	movs	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	4b55      	ldr	r3, [pc, #340]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018d2:	430a      	orrs	r2, r1
 80018d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	2380      	movs	r3, #128	@ 0x80
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4013      	ands	r3, r2
 80018e0:	d009      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80018e2:	4b51      	ldr	r3, [pc, #324]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e6:	4a57      	ldr	r2, [pc, #348]	@ (8001a44 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	0019      	movs	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	695a      	ldr	r2, [r3, #20]
 80018f0:	4b4d      	ldr	r3, [pc, #308]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80018f2:	430a      	orrs	r2, r1
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	@ 0x80
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	4013      	ands	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001902:	4b49      	ldr	r3, [pc, #292]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001906:	4a50      	ldr	r2, [pc, #320]	@ (8001a48 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001908:	4013      	ands	r3, r2
 800190a:	0019      	movs	r1, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699a      	ldr	r2, [r3, #24]
 8001910:	4b45      	ldr	r3, [pc, #276]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001912:	430a      	orrs	r2, r1
 8001914:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2220      	movs	r2, #32
 800191c:	4013      	ands	r3, r2
 800191e:	d009      	beq.n	8001934 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001920:	4b41      	ldr	r3, [pc, #260]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001924:	4a49      	ldr	r2, [pc, #292]	@ (8001a4c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8001926:	4013      	ands	r3, r2
 8001928:	0019      	movs	r1, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001930:	430a      	orrs	r2, r1
 8001932:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	@ 0x80
 800193a:	01db      	lsls	r3, r3, #7
 800193c:	4013      	ands	r3, r2
 800193e:	d015      	beq.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001940:	4b39      	ldr	r3, [pc, #228]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	0899      	lsrs	r1, r3, #2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	69da      	ldr	r2, [r3, #28]
 800194c:	4b36      	ldr	r3, [pc, #216]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800194e:	430a      	orrs	r2, r1
 8001950:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69da      	ldr	r2, [r3, #28]
 8001956:	2380      	movs	r3, #128	@ 0x80
 8001958:	05db      	lsls	r3, r3, #23
 800195a:	429a      	cmp	r2, r3
 800195c:	d106      	bne.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800195e:	4b32      	ldr	r3, [pc, #200]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001964:	2180      	movs	r1, #128	@ 0x80
 8001966:	0249      	lsls	r1, r1, #9
 8001968:	430a      	orrs	r2, r1
 800196a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	039b      	lsls	r3, r3, #14
 8001974:	4013      	ands	r3, r2
 8001976:	d016      	beq.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001978:	4b2b      	ldr	r3, [pc, #172]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800197a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800197c:	4a34      	ldr	r2, [pc, #208]	@ (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800197e:	4013      	ands	r3, r2
 8001980:	0019      	movs	r1, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a1a      	ldr	r2, [r3, #32]
 8001986:	4b28      	ldr	r3, [pc, #160]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001988:	430a      	orrs	r2, r1
 800198a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1a      	ldr	r2, [r3, #32]
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	03db      	lsls	r3, r3, #15
 8001994:	429a      	cmp	r2, r3
 8001996:	d106      	bne.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001998:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	4b22      	ldr	r3, [pc, #136]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800199e:	2180      	movs	r1, #128	@ 0x80
 80019a0:	0449      	lsls	r1, r1, #17
 80019a2:	430a      	orrs	r2, r1
 80019a4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	03db      	lsls	r3, r3, #15
 80019ae:	4013      	ands	r3, r2
 80019b0:	d016      	beq.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80019b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b6:	4a27      	ldr	r2, [pc, #156]	@ (8001a54 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	0019      	movs	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019c0:	4b19      	ldr	r3, [pc, #100]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019c2:	430a      	orrs	r2, r1
 80019c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019ca:	2380      	movs	r3, #128	@ 0x80
 80019cc:	045b      	lsls	r3, r3, #17
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d106      	bne.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019d4:	68da      	ldr	r2, [r3, #12]
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019d8:	2180      	movs	r1, #128	@ 0x80
 80019da:	0449      	lsls	r1, r1, #17
 80019dc:	430a      	orrs	r2, r1
 80019de:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	2380      	movs	r3, #128	@ 0x80
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	4013      	ands	r3, r2
 80019ea:	d016      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80019ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019f0:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	0019      	movs	r1, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691a      	ldr	r2, [r3, #16]
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80019fc:	430a      	orrs	r2, r1
 80019fe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691a      	ldr	r2, [r3, #16]
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	01db      	lsls	r3, r3, #7
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001a12:	2180      	movs	r1, #128	@ 0x80
 8001a14:	0249      	lsls	r1, r1, #9
 8001a16:	430a      	orrs	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001a1a:	2312      	movs	r3, #18
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	781b      	ldrb	r3, [r3, #0]
}
 8001a20:	0018      	movs	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	b006      	add	sp, #24
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40007000 	.word	0x40007000
 8001a30:	fffffcff 	.word	0xfffffcff
 8001a34:	fffeffff 	.word	0xfffeffff
 8001a38:	00001388 	.word	0x00001388
 8001a3c:	efffffff 	.word	0xefffffff
 8001a40:	fffff3ff 	.word	0xfffff3ff
 8001a44:	fff3ffff 	.word	0xfff3ffff
 8001a48:	ffcfffff 	.word	0xffcfffff
 8001a4c:	ffffcfff 	.word	0xffffcfff
 8001a50:	ffbfffff 	.word	0xffbfffff
 8001a54:	feffffff 	.word	0xfeffffff
 8001a58:	ffff3fff 	.word	0xffff3fff

08001a5c <memset>:
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	1882      	adds	r2, r0, r2
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d100      	bne.n	8001a66 <memset+0xa>
 8001a64:	4770      	bx	lr
 8001a66:	7019      	strb	r1, [r3, #0]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	e7f9      	b.n	8001a60 <memset+0x4>

08001a6c <__libc_init_array>:
 8001a6c:	b570      	push	{r4, r5, r6, lr}
 8001a6e:	2600      	movs	r6, #0
 8001a70:	4c0c      	ldr	r4, [pc, #48]	@ (8001aa4 <__libc_init_array+0x38>)
 8001a72:	4d0d      	ldr	r5, [pc, #52]	@ (8001aa8 <__libc_init_array+0x3c>)
 8001a74:	1b64      	subs	r4, r4, r5
 8001a76:	10a4      	asrs	r4, r4, #2
 8001a78:	42a6      	cmp	r6, r4
 8001a7a:	d109      	bne.n	8001a90 <__libc_init_array+0x24>
 8001a7c:	2600      	movs	r6, #0
 8001a7e:	f000 f819 	bl	8001ab4 <_init>
 8001a82:	4c0a      	ldr	r4, [pc, #40]	@ (8001aac <__libc_init_array+0x40>)
 8001a84:	4d0a      	ldr	r5, [pc, #40]	@ (8001ab0 <__libc_init_array+0x44>)
 8001a86:	1b64      	subs	r4, r4, r5
 8001a88:	10a4      	asrs	r4, r4, #2
 8001a8a:	42a6      	cmp	r6, r4
 8001a8c:	d105      	bne.n	8001a9a <__libc_init_array+0x2e>
 8001a8e:	bd70      	pop	{r4, r5, r6, pc}
 8001a90:	00b3      	lsls	r3, r6, #2
 8001a92:	58eb      	ldr	r3, [r5, r3]
 8001a94:	4798      	blx	r3
 8001a96:	3601      	adds	r6, #1
 8001a98:	e7ee      	b.n	8001a78 <__libc_init_array+0xc>
 8001a9a:	00b3      	lsls	r3, r6, #2
 8001a9c:	58eb      	ldr	r3, [r5, r3]
 8001a9e:	4798      	blx	r3
 8001aa0:	3601      	adds	r6, #1
 8001aa2:	e7f2      	b.n	8001a8a <__libc_init_array+0x1e>
 8001aa4:	08001b0c 	.word	0x08001b0c
 8001aa8:	08001b0c 	.word	0x08001b0c
 8001aac:	08001b10 	.word	0x08001b10
 8001ab0:	08001b0c 	.word	0x08001b0c

08001ab4 <_init>:
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aba:	bc08      	pop	{r3}
 8001abc:	469e      	mov	lr, r3
 8001abe:	4770      	bx	lr

08001ac0 <_fini>:
 8001ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ac6:	bc08      	pop	{r3}
 8001ac8:	469e      	mov	lr, r3
 8001aca:	4770      	bx	lr
