module adder(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
   wire [32:0] carry;
assign carry[0] = 1'b0;

genvar i;
generate
    for (i = 0; i < 32; i = i + 1) begin
        assign sum[i] = a[i] ^ b[i] ^ carry[i];
        assign carry[i+1] = (a[i] & b[i]) | (a[i] & carry[i]) | (b[i] & carry[i]);
    end
endgenerate

endmodule