#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan  3 08:57:46 2019
# Process ID: 20136
# Current directory: C:/Users/Charl/Desktop/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2076 C:\Users\Charl\Desktop\Final\Final.xpr
# Log file: C:/Users/Charl/Desktop/Final/vivado.log
# Journal file: C:/Users/Charl/Desktop/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Charl/Desktop/Final/Final.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v w ]
add_files -fileset sim_1 C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source pic_sim.tcl
save_wave_config {C:/Users/Charl/Desktop/Final/pic_sim_behav.wcfg}
close_sim
launch_simulation
source pic_sim.tcl
close_sim
launch_simulation
source pic_sim.tcl
close_sim
launch_simulation
source pic_sim.tcl
close_sim
launch_simulation
source pic_sim.tcl
close_sim
launch_simulation
source pic_sim.tcl
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name picture_rom1 -dir c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {picture_rom1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {25600} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Charl/Desktop/Final/origin_picture1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips picture_rom1]
generate_target {instantiation_template} [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
generate_target all [get_files  c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
catch { config_ip_cache -export [get_ips -all picture_rom1] }
export_ip_user_files -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
launch_runs -jobs 2 picture_rom1_synth_1
export_simulation -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci] -directory C:/Users/Charl/Desktop/Final/Final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files -ipstatic_source_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
