throughput
l1 cache
dram
registers
memory hierarchy
