{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465310241370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465310241372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 16:37:20 2016 " "Processing started: Tue Jun 07 16:37:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465310241372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465310241372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465310241372 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465310242533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-rtl " "Found design unit 1: WB-rtl" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243547 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile-rtl " "Found design unit 1: Regfile-rtl" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Regfile/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Regfile/Regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-rtl " "Found design unit 1: MEM-rtl" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243566 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructioncache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrCache-ins_cache_impl " "Found design unit 1: InstrCache-ins_cache_impl" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstructionCache/InstructionCache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243575 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrCache " "Found entity 1: InstrCache" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstructionCache/InstructionCache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconst/instrcosnt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instrconst/instrcosnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrSet " "Found design unit 1: instrSet" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstrConst/InstrCosnt.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instrSet-body " "Found design unit 2: instrSet-body" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstrConst/InstrCosnt.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_decode/if_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_decode/if_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_decode-rtl " "Found design unit 1: if_decode-rtl" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243611 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_decode " "Found entity 1: if_decode" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_jedinica-impl " "Found design unit 1: if_jedinica-impl" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243620 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_jedinica " "Found entity 1: if_jedinica" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex/ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex/ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exe-rtl " "Found design unit 1: Exe-rtl" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exe " "Found entity 1: Exe" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-impl " "Found design unit 1: Decode-impl" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datacache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-rtl " "Found design unit 1: DataCache-rtl" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/DataCache/DataCache.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243649 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/DataCache/DataCache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward/forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward/forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-rtl " "Found design unit 1: Forward-rtl" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465310243658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465310243658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Forward " "Elaborating entity \"Forward\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465310243812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(56) " "VHDL Process Statement warning at forward.vhd(56): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243815 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(61) " "VHDL Process Statement warning at forward.vhd(61): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243816 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(66) " "VHDL Process Statement warning at forward.vhd(66): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243816 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(71) " "VHDL Process Statement warning at forward.vhd(71): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243817 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(75) " "VHDL Process Statement warning at forward.vhd(75): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243817 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(77) " "VHDL Process Statement warning at forward.vhd(77): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243817 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(86) " "VHDL Process Statement warning at forward.vhd(86): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243817 "|Forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(88) " "VHDL Process Statement warning at forward.vhd(88): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465310243818 "|Forward"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465310248520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465310248520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "122 " "Implemented 122 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465310248647 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465310248647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465310248647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465310248647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465310248687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 16:37:28 2016 " "Processing ended: Tue Jun 07 16:37:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465310248687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465310248687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465310248687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465310248687 ""}
