# Mips_5-Stage-piplined_architecture