Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/16.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off fsm_u_som -c fsm_u_som --vector_source="D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/Waveform1.vwf" --testbench_file="D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Apr 24 22:24:16 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off fsm_u_som -c fsm_u_som --vector_source=D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/Waveform1.vwf --testbench_file=D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/Waveform1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/" fsm_u_som -c fsm_u_som

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Apr 24 22:24:19 2017
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/ fsm_u_som -c fsm_u_som
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file fsm_u_som_7_1200mv_85c_slow.vho in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_7_1200mv_0c_slow.vho in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_min_1200mv_0c_fast.vho in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som.vho in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_7_1200mv_85c_vhd_slow.sdo in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_7_1200mv_0c_vhd_slow.sdo in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_min_1200mv_0c_vhd_fast.sdo in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file fsm_u_som_vhd.sdo in folder "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Mon Apr 24 22:24:22 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/fsm_u_som.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/16.1/modelsim_ase/win32aloem//vsim -c -do fsm_u_som.do

Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do fsm_u_som.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:25 on Apr 24,2017
# vcom -work work fsm_u_som.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity fsm_u_som
# -- Compiling architecture structure of fsm_u_som
# End time: 22:24:25 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:25 on Apr 24,2017
# vcom -work work Waveform1.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm_u_som_vhd_vec_tst
# -- Compiling architecture fsm_u_som_arch of fsm_u_som_vhd_vec_tst
# End time: 22:24:26 on Apr 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -sdfmax fsm_u_som_vhd_vec_tst/i1=fsm_u_som_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.fsm_u_som_vhd_vec_tst 
# Start time: 22:24:27 on Apr 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_u_som_vhd_vec_tst(fsm_u_som_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.fsm_u_som(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from fsm_u_som_vhd.sdo
# Loading timing data from fsm_u_som_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /fsm_u_som_vhd_vec_tst File: Waveform1.vwf.vht
# after#35

# End time: 22:24:28 on Apr 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/Waveform1.vwf...

Reading D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/fsm_u_som.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/simulation/qsim/fsm_u_som_20170424222428.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.