# Verilog Generated:
*.bin
*.asc
*.dblite
*.json

# Misc Binaries
info