Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/doshi/Xlinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 62aa353b383f440599bee1aba23926fb --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot FIR32_8_8_tb_behav xil_defaultlib.FIR32_8_8_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.DFF [dff_default]
Compiling architecture arch_fir of entity xil_defaultlib.FIR32_8_8 [fir32_8_8_default]
Compiling architecture bench of entity xil_defaultlib.fir32_8_8_tb
Built simulation snapshot FIR32_8_8_tb_behav
