#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 22 10:38:59 2021
# Process ID: 25721
# Current directory: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Base_Zynq_MPSoC_wrapper.tcl -notrace
# Log file: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper.vdi
# Journal file: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hp/softwares/xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.082 ; gain = 0.000 ; free physical = 4057 ; free virtual = 14805
Command: link_design -top Base_Zynq_MPSoC_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.dcp' for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command '3set_property' is not supported in the xdc constraint file. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:620]
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc]
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2587.977 ; gain = 124.031 ; free physical = 2997 ; free virtual = 13750
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hp/softwares/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 3009 ; free virtual = 13762
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

22 Infos, 100 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2740.051 ; gain = 1393.969 ; free physical = 3009 ; free virtual = 13763
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 3008 ; free virtual = 13763

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19f91c143

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2957 ; free virtual = 13713

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 2498 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 208eaa6e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2911 ; free virtual = 13666
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 307 cells
INFO: [Opt 31-1021] In phase Retarget, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b95ffe4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13666
INFO: [Opt 31-389] Phase Constant propagation created 148 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1af800630

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2907 ; free virtual = 13663
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1767 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1af800630

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13666
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b54bcaa2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13666
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b2fe1eda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13665
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |             307  |                                             32  |
|  Constant propagation         |             148  |             210  |                                             30  |
|  Sweep                        |               4  |            1767  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13665
Ending Logic Optimization Task | Checksum: 1b2fe1eda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.051 ; gain = 0.000 ; free physical = 2910 ; free virtual = 13665

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.443 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 232 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 464
Ending PowerOpt Patch Enables Task | Checksum: 1b2fe1eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1726 ; free virtual = 12620
Ending Power Optimization Task | Checksum: 1b2fe1eda

Time (s): cpu = 00:01:51 ; elapsed = 00:01:33 . Memory (MB): peak = 4446.977 ; gain = 1706.926 ; free physical = 1749 ; free virtual = 12643

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b2fe1eda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1749 ; free virtual = 12643

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1749 ; free virtual = 12643
Ending Netlist Obfuscation Task | Checksum: 1b2fe1eda

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1749 ; free virtual = 12643
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 100 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:47 . Memory (MB): peak = 4446.977 ; gain = 1706.926 ; free physical = 1749 ; free virtual = 12643
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1749 ; free virtual = 12643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1744 ; free virtual = 12642
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1748 ; free virtual = 12646
INFO: [Common 17-1381] The checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1750 ; free virtual = 12647
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1739 ; free virtual = 12638
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1731 ; free virtual = 12629
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17636fbf1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1731 ; free virtual = 12629
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1731 ; free virtual = 12630

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10964c623

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1712 ; free virtual = 12615

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14bbb2f8f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12603

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14bbb2f8f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12603
Phase 1 Placer Initialization | Checksum: 14bbb2f8f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12603

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17ca4ddc4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1624 ; free virtual = 12530

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1615 ; free virtual = 12523
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1616 ; free virtual = 12523

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            6  |              0  |                     1  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ffbed883

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1616 ; free virtual = 12524
Phase 2 Global Placement | Checksum: 365444cb

Time (s): cpu = 00:01:58 ; elapsed = 00:00:56 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1618 ; free virtual = 12526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 365444cb

Time (s): cpu = 00:01:58 ; elapsed = 00:00:56 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1618 ; free virtual = 12526

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e552f5bf

Time (s): cpu = 00:02:01 ; elapsed = 00:00:58 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1613 ; free virtual = 12521

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 126e126f2

Time (s): cpu = 00:02:02 ; elapsed = 00:00:58 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1613 ; free virtual = 12521

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: edd1e04b

Time (s): cpu = 00:02:02 ; elapsed = 00:00:58 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1613 ; free virtual = 12521

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cd970923

Time (s): cpu = 00:02:08 ; elapsed = 00:01:03 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1610 ; free virtual = 12518

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1641706f0

Time (s): cpu = 00:02:10 ; elapsed = 00:01:03 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1602 ; free virtual = 12509

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 101094603

Time (s): cpu = 00:02:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1601 ; free virtual = 12509

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 181260094

Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1581 ; free virtual = 12489

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1298e9395

Time (s): cpu = 00:02:15 ; elapsed = 00:01:06 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1599 ; free virtual = 12507

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: dd4fbb4f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1598 ; free virtual = 12505

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: eb631c76

Time (s): cpu = 00:02:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1599 ; free virtual = 12507

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: fec8065e

Time (s): cpu = 00:02:35 ; elapsed = 00:01:18 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1591 ; free virtual = 12499
Phase 3 Detail Placement | Checksum: fec8065e

Time (s): cpu = 00:02:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1591 ; free virtual = 12499

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfe941a6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfe941a6

Time (s): cpu = 00:02:54 ; elapsed = 00:01:23 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1593 ; free virtual = 12501
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.331. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e6ec93ae

Time (s): cpu = 00:03:30 ; elapsed = 00:01:59 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1590 ; free virtual = 12498
Phase 4.1 Post Commit Optimization | Checksum: 1e6ec93ae

Time (s): cpu = 00:03:30 ; elapsed = 00:01:59 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1590 ; free virtual = 12498

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e6ec93ae

Time (s): cpu = 00:03:34 ; elapsed = 00:02:01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1600 ; free virtual = 12508
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1587 ; free virtual = 12495

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fd2394d9

Time (s): cpu = 00:03:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1589 ; free virtual = 12497

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1589 ; free virtual = 12497
Phase 4.4 Final Placement Cleanup | Checksum: 1d616eeff

Time (s): cpu = 00:03:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1589 ; free virtual = 12497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d616eeff

Time (s): cpu = 00:03:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1588 ; free virtual = 12496
Ending Placer Task | Checksum: 18f798293

Time (s): cpu = 00:03:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1663 ; free virtual = 12571
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 100 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:47 ; elapsed = 00:02:13 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1663 ; free virtual = 12571
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1663 ; free virtual = 12571
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1654 ; free virtual = 12568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1632 ; free virtual = 12566
INFO: [Common 17-1381] The checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1652 ; free virtual = 12567
INFO: [runtcl-4] Executing : report_io -file Base_Zynq_MPSoC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1626 ; free virtual = 12541
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1652 ; free virtual = 12566
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cde7bdfb ConstDB: 0 ShapeSum: ab5ac36d RouteDB: 1637012b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9f5c236d

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1387 ; free virtual = 12308
Post Restoration Checksum: NetGraph: 38deb3ff NumContArr: 7cccd3d9 Constraints: 383a70c3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ede5f89b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1355 ; free virtual = 12277

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ede5f89b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1297 ; free virtual = 12220

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ede5f89b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1297 ; free virtual = 12220

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 59015e60

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1260 ; free virtual = 12182

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 72675bfc

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1287 ; free virtual = 12209
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.277 | TNS=-3.150 | WHS=-0.043 | THS=-7.021 |

Phase 2 Router Initialization | Checksum: e4f29b8c

Time (s): cpu = 00:01:49 ; elapsed = 00:01:18 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1283 ; free virtual = 12205

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2395fd80c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1234 ; free virtual = 12156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2398
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.722 | TNS=-61.641| WHS=-0.012 | THS=-0.012 |

Phase 4.1 Global Iteration 0 | Checksum: 132d58f65

Time (s): cpu = 00:03:29 ; elapsed = 00:01:51 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1261 ; free virtual = 12183

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.694 | TNS=-49.404| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1de42db24

Time (s): cpu = 00:03:34 ; elapsed = 00:01:56 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1256 ; free virtual = 12178

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.632 | TNS=-51.131| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16862b4df

Time (s): cpu = 00:03:38 ; elapsed = 00:02:00 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1255 ; free virtual = 12178

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-39.469| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 241f06edd

Time (s): cpu = 00:03:42 ; elapsed = 00:02:04 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1255 ; free virtual = 12178

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.628 | TNS=-39.473| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 23c97fa98

Time (s): cpu = 00:03:47 ; elapsed = 00:02:09 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1254 ; free virtual = 12176
Phase 4 Rip-up And Reroute | Checksum: 23c97fa98

Time (s): cpu = 00:03:48 ; elapsed = 00:02:09 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1254 ; free virtual = 12176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1df4e27be

Time (s): cpu = 00:03:53 ; elapsed = 00:02:12 . Memory (MB): peak = 4446.977 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12185
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-39.469| WHS=0.011  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22d3b1a7b

Time (s): cpu = 00:04:16 ; elapsed = 00:02:20 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1211 ; free virtual = 12134

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22d3b1a7b

Time (s): cpu = 00:04:16 ; elapsed = 00:02:20 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1211 ; free virtual = 12134
Phase 5 Delay and Skew Optimization | Checksum: 22d3b1a7b

Time (s): cpu = 00:04:16 ; elapsed = 00:02:20 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1211 ; free virtual = 12134

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 234e7fc0b

Time (s): cpu = 00:04:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1219 ; free virtual = 12141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-32.273| WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 255e220b0

Time (s): cpu = 00:04:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1218 ; free virtual = 12141
Phase 6 Post Hold Fix | Checksum: 255e220b0

Time (s): cpu = 00:04:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1219 ; free virtual = 12141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.7028 %
  Global Horizontal Routing Utilization  = 1.51911 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1887%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.1422%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75.9615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X27Y241 -> INT_X27Y241

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 16cc2fbe6

Time (s): cpu = 00:04:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1215 ; free virtual = 12137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16cc2fbe6

Time (s): cpu = 00:04:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1214 ; free virtual = 12136

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16cc2fbe6

Time (s): cpu = 00:04:23 ; elapsed = 00:02:24 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1212 ; free virtual = 12135

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.622 | TNS=-32.273| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16cc2fbe6

Time (s): cpu = 00:04:24 ; elapsed = 00:02:24 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1215 ; free virtual = 12138
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.620 | TNS=-29.850 | WHS=0.012 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 16cc2fbe6

Time (s): cpu = 00:04:44 ; elapsed = 00:02:32 . Memory (MB): peak = 4650.664 ; gain = 203.688 ; free physical = 1207 ; free virtual = 12129
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.620 | TNS=-29.850 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_pl_0. Processed net: Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/Q[1].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.571 | TNS=-34.299 | WHS=0.005 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 17c81784a

Time (s): cpu = 00:04:50 ; elapsed = 00:02:35 . Memory (MB): peak = 4674.676 ; gain = 227.699 ; free physical = 1199 ; free virtual = 12122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4674.676 ; gain = 0.000 ; free physical = 1199 ; free virtual = 12122
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.571 | TNS=-34.299 | WHS=0.005 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 17c81784a

Time (s): cpu = 00:04:51 ; elapsed = 00:02:36 . Memory (MB): peak = 4674.676 ; gain = 227.699 ; free physical = 1203 ; free virtual = 12126
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:51 ; elapsed = 00:02:36 . Memory (MB): peak = 4674.676 ; gain = 227.699 ; free physical = 1324 ; free virtual = 12247
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:58 ; elapsed = 00:02:40 . Memory (MB): peak = 4674.676 ; gain = 227.699 ; free physical = 1324 ; free virtual = 12247
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4674.676 ; gain = 0.000 ; free physical = 1324 ; free virtual = 12247
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4674.676 ; gain = 0.000 ; free physical = 1317 ; free virtual = 12245
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4674.676 ; gain = 0.000 ; free physical = 1288 ; free virtual = 12244
INFO: [Common 17-1381] The checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4674.676 ; gain = 0.000 ; free physical = 1315 ; free virtual = 12246
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/impl_1/Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4738.707 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12193
INFO: [runtcl-4] Executing : report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
Command: report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4738.707 ; gain = 0.000 ; free physical = 1236 ; free virtual = 12176
INFO: [runtcl-4] Executing : report_route_status -file Base_Zynq_MPSoC_wrapper_route_status.rpt -pb Base_Zynq_MPSoC_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpt -pb Base_Zynq_MPSoC_wrapper_timing_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Base_Zynq_MPSoC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Base_Zynq_MPSoC_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpt -pb Base_Zynq_MPSoC_wrapper_bus_skew_routed.pb -rpx Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Base_Zynq_MPSoC_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Base_Zynq_MPSoC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 103 Warnings, 103 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 4738.707 ; gain = 0.000 ; free physical = 1198 ; free virtual = 12166
INFO: [Common 17-206] Exiting Vivado at Sun Aug 22 10:48:08 2021...
