Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 20 16:15:02 2025
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_6 -file E:/github/cpu31/report.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.718        0.000                      0                14957        0.294        0.000                      0                14957       11.250        0.000                       0                  2081  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             1.718        0.000                      0                13901        0.294        0.000                      0                13901       11.250        0.000                       0                  2081  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 23.784        0.000                      0                 1056        0.396        0.000                      0                 1056  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[31]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.282ns  (logic 6.935ns (34.193%)  route 13.347ns (65.807%))
  Logic Levels:           25  (CARRY4=8 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  sccpu/npcmaker_inst/npc_out0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    18.790    sccpu/npcmaker_inst/npc_out0_carry__5_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.046 r  sccpu/npcmaker_inst/npc_out0_carry__6/O[2]
                         net (fo=2, unplaced)         0.463    19.509    imem_inst/NPCout_OBUF[28]
                                                                      r  imem_inst/mux1out_OBUF[31]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301    19.810 r  imem_inst/mux1out_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.613    mux1out_OBUF[31]
                                                                      r  mux1out_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.247 r  mux1out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    23.247    mux1out[31]
                                                                      r  mux1out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.247    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[28]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.242ns  (logic 6.899ns (34.083%)  route 13.343ns (65.917%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    19.004 r  sccpu/npcmaker_inst/npc_out0_carry__5/O[3]
                         net (fo=2, unplaced)         0.459    19.463    imem_inst/NPCout_OBUF[27]
                                                                      r  imem_inst/mux1out_OBUF[28]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307    19.770 r  imem_inst/mux1out_OBUF[28]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.573    mux1out_OBUF[28]
                                                                      r  mux1out_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.207 r  mux1out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    23.207    mux1out[28]
                                                                      r  mux1out[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[30]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.228ns  (logic 7.021ns (34.710%)  route 13.207ns (65.290%))
  Logic Levels:           25  (CARRY4=8 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  sccpu/npcmaker_inst/npc_out0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    18.790    sccpu/npcmaker_inst/npc_out0_carry__5_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.127 r  sccpu/npcmaker_inst/npc_out0_carry__6/O[1]
                         net (fo=2, unplaced)         0.323    19.450    sccpu/npcmaker_inst/NPCout_OBUF[29]
                                                                      r  sccpu/npcmaker_inst/mux1out_OBUF[30]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    19.756 r  sccpu/npcmaker_inst/mux1out_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.559    mux1out_OBUF[30]
                                                                      r  mux1out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.193 r  mux1out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    23.193    mux1out[30]
                                                                      r  mux1out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.193    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[27]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 6.818ns (33.812%)  route 13.347ns (66.188%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.929 r  sccpu/npcmaker_inst/npc_out0_carry__5/O[2]
                         net (fo=2, unplaced)         0.463    19.392    imem_inst/NPCout_OBUF[26]
                                                                      r  imem_inst/mux1out_OBUF[27]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    19.693 r  imem_inst/mux1out_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.496    mux1out_OBUF[27]
                                                                      r  mux1out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.130 r  mux1out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    23.130    mux1out[27]
                                                                      r  mux1out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.130    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[24]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.125ns  (logic 6.782ns (33.700%)  route 13.343ns (66.300%))
  Logic Levels:           23  (CARRY4=6 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.887 r  sccpu/npcmaker_inst/npc_out0_carry__4/O[3]
                         net (fo=2, unplaced)         0.459    19.346    imem_inst/NPCout_OBUF[23]
                                                                      r  imem_inst/mux1out_OBUF[24]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307    19.653 r  imem_inst/mux1out_OBUF[24]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.456    mux1out_OBUF[24]
                                                                      r  mux1out_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.090 r  mux1out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    23.090    mux1out[24]
                                                                      r  mux1out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.090    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[26]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.111ns  (logic 6.904ns (34.330%)  route 13.207ns (65.670%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.010 r  sccpu/npcmaker_inst/npc_out0_carry__5/O[1]
                         net (fo=2, unplaced)         0.323    19.333    imem_inst/NPCout_OBUF[25]
                                                                      r  imem_inst/mux1out_OBUF[26]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.306    19.639 r  imem_inst/mux1out_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.442    mux1out_OBUF[26]
                                                                      r  mux1out_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.076 r  mux1out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    23.076    mux1out[26]
                                                                      r  mux1out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.076    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[29]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.111ns  (logic 6.905ns (34.335%)  route 13.206ns (65.665%))
  Logic Levels:           25  (CARRY4=8 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.673 r  sccpu/npcmaker_inst/npc_out0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    18.673    sccpu/npcmaker_inst/npc_out0_carry__4_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.790 r  sccpu/npcmaker_inst/npc_out0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    18.790    sccpu/npcmaker_inst/npc_out0_carry__5_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    19.022 r  sccpu/npcmaker_inst/npc_out0_carry__6/O[0]
                         net (fo=2, unplaced)         0.322    19.344    sccpu/pc_inst/NPCout_OBUF[0]
                                                                      r  sccpu/pc_inst/mux1out_OBUF[29]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.295    19.639 r  sccpu/pc_inst/mux1out_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.442    mux1out_OBUF[29]
                                                                      r  mux1out_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.076 r  mux1out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    23.076    mux1out[29]
                                                                      r  mux1out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.076    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.099ns  (logic 6.443ns (32.057%)  route 13.656ns (67.943%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.425 r  sccpu/npcmaker_inst/npc_out0_carry__0/O[1]
                         net (fo=2, unplaced)         0.323    18.748    imem_inst/NPCout_OBUF[5]
                                                                      r  imem_inst/mux1out_OBUF[6]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    19.054 r  imem_inst/mux1out_OBUF[6]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    19.503    imem_inst/mux1out_OBUF[6]_inst_i_2_n_0
                                                                      r  imem_inst/mux1out_OBUF[6]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    19.627 r  imem_inst/mux1out_OBUF[6]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.430    mux1out_OBUF[6]
                                                                      r  mux1out_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.064 r  mux1out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.064    mux1out[6]
                                                                      r  mux1out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[23]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.048ns  (logic 6.701ns (33.425%)  route 13.347ns (66.575%))
  Logic Levels:           23  (CARRY4=6 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.556 r  sccpu/npcmaker_inst/npc_out0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.556    sccpu/npcmaker_inst/npc_out0_carry__3_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.812 r  sccpu/npcmaker_inst/npc_out0_carry__4/O[2]
                         net (fo=2, unplaced)         0.463    19.275    imem_inst/NPCout_OBUF[22]
                                                                      r  imem_inst/mux1out_OBUF[23]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301    19.576 r  imem_inst/mux1out_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.379    mux1out_OBUF[23]
                                                                      r  mux1out_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.013 r  mux1out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    23.013    mux1out[23]
                                                                      r  mux1out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -23.013    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mux1out[20]
                            (output port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.008ns  (logic 6.665ns (33.312%)  route 13.343ns (66.688%))
  Logic Levels:           22  (CARRY4=5 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=432, unplaced)       0.899     4.342    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.637 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     5.380    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     6.236    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     7.025    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=20, unplaced)        1.001     8.150    imem_inst/spo[0]
                                                                      r  imem_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.274 f  imem_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     9.006    imem_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  imem_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  imem_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=59, unplaced)        1.027    10.157    sccpu/cpu_ref/bbstub_spo[27]
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_44/O
                         net (fo=2, unplaced)         0.975    11.256    sccpu/cpu_ref/r_OBUF[15]_inst_i_44_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_31/O
                         net (fo=22, unplaced)        1.003    12.383    sccpu/cpu_ref/r_OBUF[15]_inst_i_31_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.507 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=113, unplaced)       0.835    13.342    imem_inst/array_reg_reg[19][9]
                                                                      r  imem_inst/r_OBUF[11]_inst_i_15/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  imem_inst/r_OBUF[11]_inst_i_15/O
                         net (fo=4, unplaced)         0.756    14.222    imem_inst/r_OBUF[11]_inst_i_15_n_0
                                                                      f  imem_inst/r_OBUF[9]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.346 f  imem_inst/r_OBUF[9]_inst_i_7/O
                         net (fo=5, unplaced)         0.760    15.106    imem_inst/r_OBUF[9]_inst_i_7_n_0
                                                                      f  imem_inst/npc_out0_carry_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.230 f  imem_inst/npc_out0_carry_i_11/O
                         net (fo=1, unplaced)         0.732    15.962    imem_inst/npc_out0_carry_i_11_n_0
                                                                      f  imem_inst/npc_out0_carry_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.086 f  imem_inst/npc_out0_carry_i_6/O
                         net (fo=1, unplaced)         0.732    16.818    imem_inst/npc_out0_carry_i_6_n_0
                                                                      f  imem_inst/npc_out0_carry_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.942 r  imem_inst/npc_out0_carry_i_5/O
                         net (fo=30, unplaced)        0.489    17.431    imem_inst/npc_out0_carry_i_5_n_0
                                                                      r  imem_inst/npc_out0_carry_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.555 r  imem_inst/npc_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000    17.555    sccpu/npcmaker_inst/S[1]
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.088 r  sccpu/npcmaker_inst/npc_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000    18.088    sccpu/npcmaker_inst/npc_out0_carry_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.205 r  sccpu/npcmaker_inst/npc_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    18.205    sccpu/npcmaker_inst/npc_out0_carry__0_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.322 r  sccpu/npcmaker_inst/npc_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.322    sccpu/npcmaker_inst/npc_out0_carry__1_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.439 r  sccpu/npcmaker_inst/npc_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    18.439    sccpu/npcmaker_inst/npc_out0_carry__2_n_0
                                                                      r  sccpu/npcmaker_inst/npc_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.770 r  sccpu/npcmaker_inst/npc_out0_carry__3/O[3]
                         net (fo=2, unplaced)         0.459    19.229    imem_inst/NPCout_OBUF[19]
                                                                      r  imem_inst/mux1out_OBUF[20]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.307    19.536 r  imem_inst/mux1out_OBUF[20]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    20.339    mux1out_OBUF[20]
                                                                      r  mux1out_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    22.973 r  mux1out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    22.973    mux1out[20]
                                                                      r  mux1out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -22.973    
  -------------------------------------------------------------------
                         slack                                  1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/pc_inst/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.293     1.168    imem_inst/Q[0]
                                                                      r  imem_inst/mux1out_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.266 r  imem_inst/mux1out_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.266    sccpu/pc_inst/pc_reg[31]_0[0]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/pc_inst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/pc_inst/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[28]/Q
                         net (fo=5, unplaced)         0.419     1.294    imem_inst/Q[12]
                                                                      r  imem_inst/mux1out_OBUF[28]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.392 r  imem_inst/mux1out_OBUF[28]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.392    sccpu/pc_inst/pc_reg[31]_0[28]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[28]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/pc_inst/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/pc_inst/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[29]/Q
                         net (fo=5, unplaced)         0.419     1.294    sccpu/pc_inst/Q[1]
                                                                      r  sccpu/pc_inst/mux1out_OBUF[29]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.098     1.392 r  sccpu/pc_inst/mux1out_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.392    sccpu/pc_inst/D[0]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[29]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/pc_inst/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/pc_inst/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[30]/Q
                         net (fo=5, unplaced)         0.419     1.294    sccpu/npcmaker_inst/Q[0]
                                                                      r  sccpu/npcmaker_inst/mux1out_OBUF[30]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.392 r  sccpu/npcmaker_inst/mux1out_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.392    sccpu/pc_inst/pc_reg[31]_0[29]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[30]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/pc_inst/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/pc_inst/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[31]/Q
                         net (fo=5, unplaced)         0.419     1.294    imem_inst/Q[13]
                                                                      r  imem_inst/mux1out_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.392 r  imem_inst/mux1out_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.392    sccpu/pc_inst/pc_reg[31]_0[30]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[31]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/pc_inst/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.346%)  route 0.607ns (67.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.085    sccpu/pc_inst/pc_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.183 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.397     1.580    imem_inst/pc_reg[0]_1
                                                                      r  imem_inst/rdd_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.625 r  imem_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.625    sccpu/cpu_ref/array_reg_reg[27][31]_0[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.346%)  route 0.607ns (67.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.085    sccpu/pc_inst/pc_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.183 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.397     1.580    imem_inst/pc_reg[0]_1
                                                                      r  imem_inst/rdd_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.625 r  imem_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.625    sccpu/cpu_ref/array_reg_reg[27][31]_0[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/cpu_ref/array_reg_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[11][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.346%)  route 0.607ns (67.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.085    sccpu/pc_inst/pc_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.183 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.397     1.580    imem_inst/pc_reg[0]_1
                                                                      r  imem_inst/rdd_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.625 r  imem_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.625    sccpu/cpu_ref/array_reg_reg[27][31]_0[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/cpu_ref/array_reg_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.346%)  route 0.607ns (67.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.085    sccpu/pc_inst/pc_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.183 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.397     1.580    imem_inst/pc_reg[0]_1
                                                                      r  imem_inst/rdd_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.625 r  imem_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.625    sccpu/cpu_ref/array_reg_reg[27][31]_0[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/cpu_ref/array_reg_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.346%)  route 0.607ns (67.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.728    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.085    sccpu/pc_inst/pc_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.183 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.397     1.580    imem_inst/pc_reg[0]_1
                                                                      r  imem_inst/rdd_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.625 r  imem_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.625    sccpu/cpu_ref/array_reg_reg[27][31]_0[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.099     0.972    sccpu/cpu_ref/array_reg_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.653    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845               RF_CLK_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][12]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][13]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][16]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][17]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][18]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][19]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000               sccpu/cpu_ref/array_reg_reg[22][1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1280_1535_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         12.500      11.250               dmem_inst/DMEM_reg_1024_1279_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       23.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (clk_pin rise@25.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 25.728 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    25.588    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    25.614 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114    25.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C
                         clock pessimism              0.000    25.728    
                         clock uncertainty           -0.035    25.693    
                         FDCE (Recov_fdce_C_CLR)     -0.120    25.573    sccpu/cpu_ref/array_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 23.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     3.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C
                         clock pessimism              0.000     2.965    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.773    sccpu/cpu_ref/array_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.396    





