
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1

# Written on Wed Jun  2 15:11:12 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                             Requested      Requested     Clock        Clock                     Clock
Level     Clock                             Frequency      Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------
0 -       System                            4892.4 MHz     0.204         system       system_clkgroup           0    
                                                                                                                     
0 -       C200_PLL|CLKOP_inferred_clock     4.1 MHz        242.853       inferred     Autoconstr_clkgroup_0     4108 
                                                                                                                     
0 -       C200_PLL|CLKOS_inferred_clock     588.2 MHz      1.700         inferred     Autoconstr_clkgroup_1     50   
=====================================================================================================================


Clock Load Summary
******************

                                  Clock     Source                          Clock Pin                         Non-clock Pin     Non-clock Pin          
Clock                             Load      Pin                             Seq Example                       Seq Example       Comb Example           
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                            0         -                               -                                 -                 -                      
                                                                                                                                                       
C200_PLL|CLKOP_inferred_clock     4108      U1.PLLInst_0.CLKOP(EHXPLLL)     U8.u3.r_scan_freqence[15:0].C     -                 U8.u2.un1_clk.I[0](inv)
                                                                                                                                                       
C200_PLL|CLKOS_inferred_clock     50        U1.PLLInst_0.CLKOS(EHXPLLL)     U4.r_stop1_window[7:0].C          -                 -                      
=======================================================================================================================================================
