For auto generated module, put their descriptions here to avoid being overwritten.

/**
 * Module: vga_clk 
 * Input: inclk0
 * Output: c0
 * Description: This is the VGA clock generation module.
 * Purpose: Generate clock that meets the requirements of VGA timming.
 */

/**
 * Module: lab8_soc 
 * Input: clk_clk, [3:0] key_wire_export, [15:0] otg_hpi_data_in_port, 
          reset_reset_n
 * Output: [7:0] keycode_export, [1:0] otg_hpi_address_export, 
           otg_hpi_cs_export, [15:0] otg_hpi_data_out_port, otg_hpi_r_export, 
           otg_hpi_reset_export, otg_hpi_w_export, sdram_clk_clk, 
           [12:0] sdram_wire_addr, [1:0] sdram_wire_ba, sdram_wire_cas_n, 
           sdram_wire_cke, sdram_wire_cs_n, [3:0] sdram_wire_dqm, 
           sdram_wire_ras_n, sdram_wire_we_n
 * Inout: [31:0] sdram_wire_dq
 * Description: This is the IP-based SoC component of the system. It consists
                of a Nios II, an SDRAM controller, PIO modules for OTG HPI and
                keycode export, an UART module, the on-chip memory and the 
                system ID module.
 * Purpose: The SoC is responsible for running software code. In this lab, It
            handle communication with EZ-OTG module and output keycode to other
            hardware modules.
 */