// Copyright Advanced Micro Devices, Inc., or its affiliates.
// SPDX-License-Identifier: MIT

#include <rocRoller/InstructionValues/Register.hpp>

#include <rocRoller/AssemblyKernel.hpp>
#include <rocRoller/Context.hpp>
#include <rocRoller/Expression.hpp>
#include <rocRoller/KernelOptions_detail.hpp>

namespace rocRoller
{
    namespace Register
    {
        ValuePtr Value::WavefrontPlaceholder(ContextPtr context, int count)
        {
            auto dataType = DataType::Bool32;
            if(context->kernel()->wavefront_size() == 64)
            {
                dataType = DataType::Bool64;
            }

            return Placeholder(context,
                               Type::Scalar,
                               dataType,
                               count,
                               Register::AllocationOptions::FullyContiguous());
        }

        bool Value::isVCC() const
        {
            auto context = m_context.lock();
            if(context && IsSpecial(m_regType))
            {
                return (
                    (context->kernel()->wavefront_size() == 64 && m_regType == Type::VCC)
                    || (context->kernel()->wavefront_size() == 32 && m_regType == Type::VCC_LO));
            }
            return false;
        }

        bool Value::isEXEC() const
        {
            auto context = m_context.lock();
            if(context && IsSpecial(m_regType))
            {
                return (
                    (context->kernel()->wavefront_size() == 64 && m_regType == Type::EXEC)
                    || (context->kernel()->wavefront_size() == 32 && m_regType == Type::EXEC_LO));
            }
            return false;
        }

        /**
         * @brief Yields RegisterId for the registers associated with this allocation
         *
         * Note: This function does not yield any ids for Literals, Labels, or unallocated registers
         *
         * @return Generator<RegisterId>
         */
        Generator<RegisterId> Value::getRegisterIds() const
        {
            if(regType() == Type::Literal || regType() == Type::NullLiteral
               || regType() == Type::Label)
            {
                co_return;
            }

            if(regType() == Type::LocalData)
            {
                co_yield RegisterId(
                    Type::LocalData, m_ldsAllocation->offset(), m_ldsAllocation->size());
                co_return;
            }

            if(IsSpecial(m_regType))
            {
                auto context = m_context.lock();
                if(context->kernel()->wavefront_size() == 64 && m_regType == Type::VCC)
                {
                    co_yield RegisterId(Type::VCC_LO, static_cast<int>(Type::VCC_LO));
                    co_yield RegisterId(Type::VCC_HI, static_cast<int>(Type::VCC_HI));
                }
                else
                {
                    co_yield RegisterId(m_regType, static_cast<int>(m_regType));
                }
            }
            else
            {
                AssertFatal(allocationState() == AllocationState::Allocated,
                            ShowValue(allocationState()));

                for(int coord : m_allocationCoord)
                {
                    co_yield RegisterId(m_regType, m_allocation->m_registerIndices.at(coord));
                }
            }
        }

        Expression::ExpressionPtr Value::expression()
        {
            AssertFatal(this, "Null expression accessed");
            return std::make_shared<Expression::Expression>(shared_from_this());
        }

        bool Value::sameRegistersAs(ValuePtr b) const
        {
            return this->regType() == b->regType() && this->registerCount() == b->registerCount()
                   && this->allocationCoord() == b->allocationCoord()
                   && this->allocation() == b->allocation();
        }

        bool Value::sameAs(ValuePtr b) const
        {
            return this->variableType() == b->variableType() && this->sameRegistersAs(b);
        }

        std::vector<ValuePtr> Value::split(std::vector<std::vector<int>> const& indices)
        {
            // All the indices must be within the allocation.
            {
                std::unordered_set<int> seenIndices;
                for(auto const& segment : indices)
                {
                    for(int idx : segment)
                    {
                        AssertFatal(idx < m_allocationCoord.size());
                        AssertFatal(!seenIndices.contains(idx), ShowValue(idx));

                        seenIndices.insert(idx);
                    }
                }
            }

            std::vector<ValuePtr> rv;
            rv.reserve(indices.size());

            for(auto const& segment : indices)
            {
                rv.push_back(subset(segment));
                rv.back()->takeAllocation();
            }

            m_allocation.reset();

            return rv;
        }

        void Value::takeAllocation()
        {
            AssertFatal(allocationState() == AllocationState::Allocated);
            AssertFatal(!m_ldsAllocation);

            std::vector<int> coords, indices;

            coords.reserve(m_allocationCoord.size());
            indices.reserve(m_allocationCoord.size());

            for(int i = 0; i < m_allocationCoord.size(); i++)
            {
                coords.push_back(i);
                indices.push_back(m_allocation->m_registerIndices[m_allocationCoord[i]]);
            }

            auto newAlloc     = m_context.lock()->allocator(m_regType)->reassign(indices);
            m_allocation      = newAlloc;
            m_allocationCoord = coords;
            m_contiguousIndices.reset();
        }

        bool Value::intersects(Value const& other) const
        {
            if(isSpecial())
            {
                if(regType() == other.regType())
                    return true;

                if(regType() == Type::VCC
                   && (other.regType() == Type::VCC_LO || other.regType() == Type::VCC_HI))
                    return true;

                if(other.regType() == Type::VCC
                   && (regType() == Type::VCC_LO || regType() == Type::VCC_HI))
                    return true;
            }
            else if(regType() == Type::LocalData)
            {
                if(other.regType() != Type::LocalData)
                    return false;

                return m_ldsAllocation->intersects(other.m_ldsAllocation);
            }
            else
            {
                if(regType() != other.regType())
                    return false;

                if(allocationState() != AllocationState::Allocated
                   || other.allocationState() != AllocationState::Allocated)
                    return false;

                for(int a : registerIndices())
                {
                    for(int b : other.registerIndices())
                    {
                        if(a == b)
                        {
                            return true;
                        }
                    }
                }
            }

            return false;
        }

        bool Value::intersects(ValuePtr const& other) const
        {
            AssertFatal(other);

            return intersects(*other);
        }

        Allocation::~Allocation()
        {
            if(m_allocationState == AllocationState::Allocated)
            {
                auto context = m_context.lock();
                if(context && context->kernelOptions()->logLevel > LogLevel::Terse)
                {
                    auto inst = Instruction::Comment(descriptiveComment("Freeing"));
                    context->schedule(inst);
                }
            }
        }

        std::optional<int> Allocation::controlOp() const
        {
            return m_controlOp;
        }

        void Allocation::setControlOp(int op)
        {
            m_controlOp = op;
        }

        std::string toString(std::vector<Register::RegisterId> const& regs)
        {
            std::ostringstream rv;
            streamJoin(rv, regs, ", ");
            return rv.str();
        }
    }
}
