{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519515851068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519515851074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 15:44:10 2018 " "Processing started: Sat Feb 24 15:44:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519515851074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515851074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arm_Controller -c Arm_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arm_Controller -c Arm_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515851074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519515851758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519515851758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863280 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "iob ../Library/uart.v(26) " "Unrecognized synthesis attribute \"iob\" at ../Library/uart.v(26)" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../Library/uart.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GEN " "Found entity 1: CLOCK_GEN" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/aeat_6600_t16_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mitchell stuff 2/work/berkeley/berkeley_aiaa/code_f2017/fpga/quartus/library/aeat_6600_t16_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AEAT_6600_T16_Encoder " "Found entity 1: AEAT_6600_T16_Encoder" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863289 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "arm_controller.v(143) " "Verilog HDL Module Instantiation warning at arm_controller.v(143): ignored dangling comma in List of Port Connections" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 143 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1519515863340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arm_controller.v 1 1 " "Using design file arm_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Arm_Controller " "Found entity 1: Arm_Controller" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519515863341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519515863341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arm_Controller " "Elaborating entity \"Arm_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519515863344 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR arm_controller.v(21) " "Output port \"DRAM_ADDR\" at arm_controller.v(21) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA arm_controller.v(22) " "Output port \"DRAM_BA\" at arm_controller.v(22) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM arm_controller.v(28) " "Output port \"DRAM_DQM\" at arm_controller.v(28) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N arm_controller.v(23) " "Output port \"DRAM_CAS_N\" at arm_controller.v(23) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE arm_controller.v(24) " "Output port \"DRAM_CKE\" at arm_controller.v(24) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK arm_controller.v(25) " "Output port \"DRAM_CLK\" at arm_controller.v(25) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N arm_controller.v(26) " "Output port \"DRAM_CS_N\" at arm_controller.v(26) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863350 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N arm_controller.v(29) " "Output port \"DRAM_RAS_N\" at arm_controller.v(29) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N arm_controller.v(30) " "Output port \"DRAM_WE_N\" at arm_controller.v(30) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO arm_controller.v(33) " "Output port \"EPCS_ASDO\" at arm_controller.v(33) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK arm_controller.v(35) " "Output port \"EPCS_DCLK\" at arm_controller.v(35) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO arm_controller.v(36) " "Output port \"EPCS_NCSO\" at arm_controller.v(36) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N arm_controller.v(39) " "Output port \"G_SENSOR_CS_N\" at arm_controller.v(39) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK arm_controller.v(41) " "Output port \"I2C_SCLK\" at arm_controller.v(41) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N arm_controller.v(45) " "Output port \"ADC_CS_N\" at arm_controller.v(45) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR arm_controller.v(46) " "Output port \"ADC_SADDR\" at arm_controller.v(46) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK arm_controller.v(47) " "Output port \"ADC_SCLK\" at arm_controller.v(47) has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519515863351 "|Arm_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GEN CLOCK_GEN:ENCODER_SSI_CLK " "Elaborating entity \"CLOCK_GEN\" for hierarchy \"CLOCK_GEN:ENCODER_SSI_CLK\"" {  } { { "arm_controller.v" "ENCODER_SSI_CLK" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_gen.v(25) " "Verilog HDL assignment warning at clock_gen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863360 "|Arm_Controller|CLOCK_GEN:ENCODER_SSI_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GEN CLOCK_GEN:ENCODER_SAMPLE_CLK " "Elaborating entity \"CLOCK_GEN\" for hierarchy \"CLOCK_GEN:ENCODER_SAMPLE_CLK\"" {  } { { "arm_controller.v" "ENCODER_SAMPLE_CLK" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clock_gen.v(25) " "Verilog HDL assignment warning at clock_gen.v(25): truncated value with size 32 to match size of target (19)" {  } { { "../Library/clock_gen.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/clock_gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863365 "|Arm_Controller|CLOCK_GEN:ENCODER_SAMPLE_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AEAT_6600_T16_Encoder AEAT_6600_T16_Encoder:TEST_ENCODER " "Elaborating entity \"AEAT_6600_T16_Encoder\" for hierarchy \"AEAT_6600_T16_Encoder:TEST_ENCODER\"" {  } { { "arm_controller.v" "TEST_ENCODER" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEAT_6600_T16_Encoder.v(63) " "Verilog HDL assignment warning at AEAT_6600_T16_Encoder.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_reg AEAT_6600_T16_Encoder.v(69) " "Verilog HDL Always Construct warning at AEAT_6600_T16_Encoder.v(69): inferring latch(es) for variable \"data_out_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NCS_reg AEAT_6600_T16_Encoder.v(69) " "Verilog HDL Always Construct warning at AEAT_6600_T16_Encoder.v(69): inferring latch(es) for variable \"NCS_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS_reg AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"NCS_reg\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[0\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[0\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[1\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[1\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[2\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[2\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[3\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[3\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[4\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[4\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[5\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[5\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[6\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[6\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[7\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[7\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[8\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[8\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[9\] AEAT_6600_T16_Encoder.v(69) " "Inferred latch for \"data_out_reg\[9\]\" at AEAT_6600_T16_Encoder.v(69)" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515863373 "|Arm_Controller|AEAT_6600_T16_Encoder:TEST_ENCODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:UART_A " "Elaborating entity \"uart\" for hierarchy \"uart:UART_A\"" {  } { { "arm_controller.v" "UART_A" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart:UART_A\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart:UART_A\|uart_transmitter:uatransmit\"" {  } { { "../Library/uart.v" "uatransmit" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_transmitter.v(48) " "Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863378 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(58) " "Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863378 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.v(69) " "Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863378 "|Arm_Controller|uart:UART_A|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:UART_A\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart:UART_A\|uart_receiver:uareceive\"" {  } { { "../Library/uart.v" "uareceive" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515863379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_receiver.v(53) " "Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863380 "|Arm_Controller|uart:UART_A|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(63) " "Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_receiver.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_receiver.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519515863380 "|Arm_Controller|uart:UART_A|uart_receiver:uareceive"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[0\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515863966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[3\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515863966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[5\]\" and its non-tri-state driver." {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1519515863966 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1519515863966 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[1\] " "bidirectional pin \"GPIOH0\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[7\] " "bidirectional pin \"GPIOH0\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[2\] " "bidirectional pin \"GPIOH0\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[4\] " "bidirectional pin \"GPIOH0\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[6\] " "bidirectional pin \"GPIOH0\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[8\] " "bidirectional pin \"GPIOH0\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[9\] " "bidirectional pin \"GPIOH0\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[10\] " "bidirectional pin \"GPIOH0\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[11\] " "bidirectional pin \"GPIOH0\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[12\] " "bidirectional pin \"GPIOH0\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[13\] " "bidirectional pin \"GPIOH0\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[14\] " "bidirectional pin \"GPIOH0\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[15\] " "bidirectional pin \"GPIOH0\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[16\] " "bidirectional pin \"GPIOH0\[16\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[17\] " "bidirectional pin \"GPIOH0\[17\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[18\] " "bidirectional pin \"GPIOH0\[18\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[19\] " "bidirectional pin \"GPIOH0\[19\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[20\] " "bidirectional pin \"GPIOH0\[20\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[21\] " "bidirectional pin \"GPIOH0\[21\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[22\] " "bidirectional pin \"GPIOH0\[22\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[23\] " "bidirectional pin \"GPIOH0\[23\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[24\] " "bidirectional pin \"GPIOH0\[24\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[25\] " "bidirectional pin \"GPIOH0\[25\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[26\] " "bidirectional pin \"GPIOH0\[26\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[27\] " "bidirectional pin \"GPIOH0\[27\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[28\] " "bidirectional pin \"GPIOH0\[28\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[29\] " "bidirectional pin \"GPIOH0\[29\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[30\] " "bidirectional pin \"GPIOH0\[30\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[31\] " "bidirectional pin \"GPIOH0\[31\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[32\] " "bidirectional pin \"GPIOH0\[32\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[33\] " "bidirectional pin \"GPIOH0\[33\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[0\] " "bidirectional pin \"GPIOH1\[0\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[1\] " "bidirectional pin \"GPIOH1\[1\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[2\] " "bidirectional pin \"GPIOH1\[2\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[3\] " "bidirectional pin \"GPIOH1\[3\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[4\] " "bidirectional pin \"GPIOH1\[4\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[5\] " "bidirectional pin \"GPIOH1\[5\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[6\] " "bidirectional pin \"GPIOH1\[6\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[7\] " "bidirectional pin \"GPIOH1\[7\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[8\] " "bidirectional pin \"GPIOH1\[8\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[9\] " "bidirectional pin \"GPIOH1\[9\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[10\] " "bidirectional pin \"GPIOH1\[10\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[11\] " "bidirectional pin \"GPIOH1\[11\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[12\] " "bidirectional pin \"GPIOH1\[12\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[13\] " "bidirectional pin \"GPIOH1\[13\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[14\] " "bidirectional pin \"GPIOH1\[14\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[15\] " "bidirectional pin \"GPIOH1\[15\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[16\] " "bidirectional pin \"GPIOH1\[16\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[17\] " "bidirectional pin \"GPIOH1\[17\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[18\] " "bidirectional pin \"GPIOH1\[18\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[19\] " "bidirectional pin \"GPIOH1\[19\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[20\] " "bidirectional pin \"GPIOH1\[20\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[21\] " "bidirectional pin \"GPIOH1\[21\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[22\] " "bidirectional pin \"GPIOH1\[22\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[23\] " "bidirectional pin \"GPIOH1\[23\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[24\] " "bidirectional pin \"GPIOH1\[24\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[25\] " "bidirectional pin \"GPIOH1\[25\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[26\] " "bidirectional pin \"GPIOH1\[26\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[27\] " "bidirectional pin \"GPIOH1\[27\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[28\] " "bidirectional pin \"GPIOH1\[28\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[29\] " "bidirectional pin \"GPIOH1\[29\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[30\] " "bidirectional pin \"GPIOH1\[30\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[31\] " "bidirectional pin \"GPIOH1\[31\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[32\] " "bidirectional pin \"GPIOH1\[32\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[33\] " "bidirectional pin \"GPIOH1\[33\]\" has no driver" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1519515863967 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1519515863967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AEAT_6600_T16_Encoder:TEST_ENCODER\|NCS_reg " "Latch AEAT_6600_T16_Encoder:TEST_ENCODER\|NCS_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\] " "Ports D and ENA on the latch are fed by the same signal AEAT_6600_T16_Encoder:TEST_ENCODER\|curr_state\[0\]" {  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519515863972 ""}  } { { "../Library/AEAT_6600_T16_Encoder.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/AEAT_6600_T16_Encoder.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519515863972 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[0\]~synth " "Node \"GPIOH0\[0\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[3\]~synth " "Node \"GPIOH0\[3\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[5\]~synth " "Node \"GPIOH0\[5\]~synth\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864015 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1519515864015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519515864015 "|Arm_Controller|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519515864015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519515864126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519515864831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519515864831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[0\] " "No output dependent on input pin \"GPIOH0_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIOH0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[1\] " "No output dependent on input pin \"GPIOH0_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIOH0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[0\] " "No output dependent on input pin \"GPIOH1_IN\[0\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIOH1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[1\] " "No output dependent on input pin \"GPIOH1_IN\[1\]\"" {  } { { "arm_controller.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Arm Controller/arm_controller.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519515864878 "|Arm_Controller|GPIOH1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519515864878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519515864879 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519515864879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1519515864879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519515864879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519515864879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519515864902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 15:44:24 2018 " "Processing ended: Sat Feb 24 15:44:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519515864902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519515864902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519515864902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519515864902 ""}
