@I [HLS-0] Workspace /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1 opened at Thu Jul 07 11:28:41 CEST 2016
@I [HLS-100] Command "config_clock -quiet -name default -period 2.71 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 2.71ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 0.641 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.646 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.647 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.647 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.648 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.648 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.648 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.648 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.648 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.649 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.649 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.649 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.656 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.658 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.659 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.668 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.668 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.668 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.668 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.669 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.669 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.674 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.674 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.674 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.674 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.01Total elapsed time: 0.676 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.677 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.678 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.687 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.691 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 0.708 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 0.708 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.724 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.751 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.13Total elapsed time: 0.916 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.932 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.932 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.942 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 0.949 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.953 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.953 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 0.953 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.955 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 0.955 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 0.955 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.955 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.956 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.959 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.965 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.965 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.965 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.965 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.966 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.966 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.967 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.968 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 0.973 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.975 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.975 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-1 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.979 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 0.990 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.0 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.10 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.20 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.20 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.21 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.21 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.21 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.02Total elapsed time: 1.23 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.23 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.33 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.125 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.135 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.144 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.145 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.02Total elapsed time: 1.145 sec.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.05Total elapsed time: 1.147 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.147 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.147 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.147 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.28Total elapsed time: 1.147 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-1 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.149 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.243 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 1.279 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.313 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.337 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.337 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.339 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.339 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.339 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.04Total elapsed time: 1.347 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.348 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.01Total elapsed time: 1.375 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 1.436 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 1.459 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 1.480 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.481 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.05Total elapsed time: 1.482 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.09Total elapsed time: 1.483 sec.
@I [HLS-100] Command "create_clock -period 2.71 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0Total elapsed time: 1.491 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'duc.c' ... 
@0 [HLS-0] Analyzing design file 'duc.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "duc.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.938 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "duc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 2.130 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 4.386 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.g.bc"
@I [HLS-10] Analyzing design file 'srrc.c' ... 
@0 [HLS-0] Analyzing design file 'srrc.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "srrc.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 4.893 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "srrc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 4.995 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/srrc.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.120 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.g.bc"
@I [HLS-10] Analyzing design file 'imf1.c' ... 
@0 [HLS-0] Analyzing design file 'imf1.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "imf1.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 7.688 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "imf1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 7.928 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/imf1.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 10.382 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.g.bc"
@I [HLS-10] Analyzing design file 'imf2.c' ... 
@0 [HLS-0] Analyzing design file 'imf2.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "imf2.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 10.897 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "imf2.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 11.2 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/imf2.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 13.169 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.g.bc"
@I [HLS-10] Analyzing design file 'imf3.c' ... 
@0 [HLS-0] Analyzing design file 'imf3.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "imf3.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 13.669 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "imf3.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 13.776 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/imf3.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 15.849 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.g.bc"
@I [HLS-10] Analyzing design file 'mixer.c' ... 
@0 [HLS-0] Analyzing design file 'mixer.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "mixer.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 16.357 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "mixer.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 16.466 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/mixer.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 18.681 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.g.bc"
@I [HLS-10] Analyzing design file 'dds.c' ... 
@0 [HLS-0] Analyzing design file 'dds.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "dds.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 19.185 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "dds.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 19.295 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/dds.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 21.463 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.g.bc"
@I [HLS-10] Analyzing design file 'mac.c' ... 
@0 [HLS-0] Analyzing design file 'mac.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "mac.c"  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 21.968 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "mac.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 22.79 sec.
@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c.ap-line.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.3/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.3/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c.ap-line.c"  -m "duc" -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c.ap-cdt.c" -c --pp --directive /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/solution1.directive --source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/mac.c --error /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --df --pd --p2d /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db --sd --scff /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c.ap-cdt.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.0.c /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.337 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.g.bc"
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 24.713 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.3/lnx64/lib -lm_basic -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.g.bc" "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.g.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.3/lnx64/lib -lm_basic -o "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 24.879 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top duc  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.0.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 24.980 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [XFORM-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:23) automatically.
@I [XFORM-602] Inlining function 'mac1' into 'imf1' (imf1.c:30) automatically.
@I [XFORM-602] Inlining function 'mac2' into 'imf2' (imf2.c:29) automatically.
@I [XFORM-602] Inlining function 'mac' into 'imf3' (imf3.c:32) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
@I [XFORM-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
@I [XFORM-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
@I [XFORM-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc to /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -duplicate-dataflow-processes -globaldce  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -clean-region -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads   -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim  -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify  -array-stream -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-102] Partitioning array 'c.3' in dimension 2 automatically.
@I [XFORM-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:23) automatically.
@I [XFORM-602] Inlining function 'mac1' into 'imf1' (imf1.c:30) automatically.
@I [XFORM-602] Inlining function 'mac2' into 'imf2' (imf2.c:29) automatically.
@I [XFORM-602] Inlining function 'mac' into 'imf3' (imf3.c:32) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
@I [XFORM-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
@I [XFORM-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
@I [XFORM-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-401] Performing if-conversion on hyperblock from (srrc.c:21:18) to (srrc.c:26:3) in function 'srrc'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (srrc.c:32:3) to (srrc.c:36:1) in function 'srrc'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf3.c:28:18) to (imf3.c:39:5) in function 'imf3'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf2.c:27:18) to (imf2.c:32:3) in function 'imf2'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf2.c:40:3) to (imf2.c:46:1) in function 'imf2'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf1.c:27:18) to (imf1.c:33:3) in function 'imf1'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf1.c:39:3) to (imf1.c:45:1) in function 'imf1'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'srrc' into 'duc' (duc.c:29) automatically.
@I [XFORM-602] Inlining function 'imf1' into 'duc' (duc.c:31) automatically.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 25.439 sec.
@I [HLS-0] build ssdm: transform -hls  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -array-flatten -gvn -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -norm-name -legalize    -cdfg-build  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.2.bc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 25.804 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 0.79Total elapsed time: 25.838 sec.
@I [HLS-111] Elapsed time: 5.7 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 4.96Total elapsed time: 25.838 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'duc' ...
@0 [HLS-0] Synthesizing 'duc' ...
@I [HLS-100] Command "ap_set_top_model duc "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 25.839 sec.
@I [HLS-100] Command "get_model_list duc -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 25.839 sec.
@I [HLS-100] Command "preproc_iomode -model duc "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 25.839 sec.
@I [HLS-100] Command "preproc_iomode -model duc_mixer "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 25.839 sec.
@I [HLS-100] Command "preproc_iomode -model duc_imf3 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 25.840 sec.
@I [HLS-100] Command "preproc_iomode -model duc_imf2 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 25.840 sec.
@I [HLS-100] Command "get_model_list duc -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 25.840 sec.
@I [HLS-0] Model list for configure: duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-0] Configuring Module : duc_imf2 ...
@I [HLS-100] Command "set_default_model duc_imf2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.840 sec.
@I [HLS-100] Command "apply_spec_resource_limit duc_imf2 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 25.840 sec.
@I [HLS-0] Configuring Module : duc_imf3 ...
@I [HLS-100] Command "set_default_model duc_imf3 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-100] Command "apply_spec_resource_limit duc_imf3 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-0] Configuring Module : duc_mixer ...
@I [HLS-100] Command "set_default_model duc_mixer "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-100] Command "apply_spec_resource_limit duc_mixer "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-0] Configuring Module : duc ...
@I [HLS-100] Command "set_default_model duc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-100] Command "apply_spec_resource_limit duc "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-0] Model list for preprocess: duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-0] Preprocessing Module: duc_imf2 ...
@I [HLS-100] Command "set_default_model duc_imf2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.841 sec.
@I [HLS-100] Command "cdfg_preprocess -model duc_imf2 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 25.842 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc_imf2 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.01Total elapsed time: 25.843 sec.
@I [HLS-0] Preprocessing Module: duc_imf3 ...
@I [HLS-100] Command "set_default_model duc_imf3 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.843 sec.
@I [HLS-100] Command "cdfg_preprocess -model duc_imf3 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 25.844 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc_imf3 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 25.844 sec.
@I [HLS-0] Preprocessing Module: duc_mixer ...
@I [HLS-100] Command "set_default_model duc_mixer "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.844 sec.
@I [HLS-100] Command "cdfg_preprocess -model duc_mixer "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 25.845 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc_mixer "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 25.846 sec.
@I [HLS-0] Preprocessing Module: duc ...
@I [HLS-100] Command "set_default_model duc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.846 sec.
@I [HLS-100] Command "cdfg_preprocess -model duc "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 25.847 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc "
@W [SYN-107] Renaming port name 'duc/in' to 'duc/in_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 25.848 sec.
@I [HLS-0] Model list for synthesis: duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_imf2' 
@0 [HLS-0] -- Scheduling module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_imf2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.848 sec.
@I [HLS-100] Command "schedule -model duc_imf2 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 25.879 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 25.883 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 25.888 sec.
@I [HLS-0] Finish scheduling duc_imf2.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_imf2' 
@0 [HLS-0] -- Exploring micro-architecture for module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_imf2 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.891 sec.
@I [HLS-100] Command "bind -model duc_imf2 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=duc_imf2
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 25.909 sec.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 25.934 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 25.940 sec.
@I [HLS-0] Finish binding duc_imf2.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_imf3' 
@0 [HLS-0] -- Scheduling module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_imf3 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.943 sec.
@I [HLS-100] Command "schedule -model duc_imf3 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.02Total elapsed time: 25.973 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 25.977 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 25.984 sec.
@I [HLS-0] Finish scheduling duc_imf3.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_imf3' 
@0 [HLS-0] -- Exploring micro-architecture for module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_imf3 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 25.987 sec.
@I [HLS-100] Command "bind -model duc_imf3 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=duc_imf3
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 25.996 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 26.16 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 26.23 sec.
@I [HLS-0] Finish binding duc_imf3.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_mixer' 
@0 [HLS-0] -- Scheduling module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_mixer "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 26.24 sec.
@I [HLS-100] Command "schedule -model duc_mixer "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 26.64 sec.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 26.68 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.75 sec.
@I [HLS-0] Finish scheduling duc_mixer.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_mixer' 
@0 [HLS-0] -- Exploring micro-architecture for module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc_mixer "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 26.77 sec.
@I [HLS-100] Command "bind -model duc_mixer "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=duc_mixer
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 26.87 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 26.111 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.119 sec.
@I [HLS-0] Finish binding duc_mixer.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc' 
@0 [HLS-0] -- Scheduling module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 26.120 sec.
@I [HLS-100] Command "schedule -model duc "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 26.160 sec.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 26.166 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.176 sec.
@I [HLS-0] Finish scheduling duc.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc' 
@0 [HLS-0] -- Exploring micro-architecture for module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model duc "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 26.177 sec.
@I [HLS-100] Command "bind -model duc "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=duc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.08Total elapsed time: 26.260 sec.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "report -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 26.356 sec.
@I [HLS-100] Command "db_write -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.369 sec.
@I [HLS-0] Finish binding duc.
@I [HLS-100] Command "get_model_list duc -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 26.369 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess duc_imf2 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 26.370 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc_imf3 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 26.371 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc_mixer "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 26.371 sec.
@I [HLS-100] Command "rtl_gen_preprocess duc "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.01Total elapsed time: 26.372 sec.
@I [HLS-0] Model list for RTL generation: duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_imf2' 
@0 [HLS-0] -- Generating RTL for module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model duc_imf2 -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.compgen.tcl "
@W [RTGEN-101] Register 'i_2' is power-on initialization.
@W [RTGEN-101] Register 'in_2' is power-on initialization.
@W [RTGEN-101] Register 'init_2' is power-on initialization.
@W [RTGEN-101] Register 'ch_2' is power-on initialization.
@W [RTGEN-101] Register 'cnt_1' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_imf2'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 26.450 sec.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 26.454 sec.
@I [HLS-100] Command "gen_rtl duc_imf2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/duc_imf2 -synmodules duc_imf2 duc_imf3 duc_mixer duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.456 sec.
@I [HLS-100] Command "gen_rtl duc_imf2 -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/duc_imf2 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.457 sec.
@I [HLS-100] Command "gen_rtl duc_imf2 -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/duc_imf2 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 26.458 sec.
@I [HLS-100] Command "gen_tb_info duc_imf2 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2 -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 26.476 sec.
@I [HLS-100] Command "report -model duc_imf2 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_imf2_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 26.485 sec.
@I [HLS-100] Command "report -model duc_imf2 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_imf2_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 26.494 sec.
@I [HLS-100] Command "report -model duc_imf2 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 26.528 sec.
@I [HLS-100] Command "db_write -model duc_imf2 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 26.559 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_imf3' 
@0 [HLS-0] -- Generating RTL for module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model duc_imf3 -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.compgen.tcl "
@W [RTGEN-101] Register 'i_3' is power-on initialization.
@W [RTGEN-101] Register 'in_3' is power-on initialization.
@W [RTGEN-101] Register 'j' is power-on initialization.
@W [RTGEN-101] Register 'init_3' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_imf3'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 26.623 sec.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 26.624 sec.
@I [HLS-100] Command "gen_rtl duc_imf3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/duc_imf3 -synmodules duc_imf2 duc_imf3 duc_mixer duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.626 sec.
@I [HLS-100] Command "gen_rtl duc_imf3 -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/duc_imf3 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.627 sec.
@I [HLS-100] Command "gen_rtl duc_imf3 -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/duc_imf3 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 26.629 sec.
@I [HLS-100] Command "gen_tb_info duc_imf3 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3 -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 26.637 sec.
@I [HLS-100] Command "report -model duc_imf3 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_imf3_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 26.646 sec.
@I [HLS-100] Command "report -model duc_imf3 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_imf3_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 26.653 sec.
@I [HLS-100] Command "report -model duc_imf3 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 26.689 sec.
@I [HLS-100] Command "db_write -model duc_imf3 -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.704 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_mixer' 
@0 [HLS-0] -- Generating RTL for module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model duc_mixer -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.compgen.tcl "
@W [RTGEN-101] Register 'i_4' is power-on initialization.
@W [RTGEN-101] Register 'init_4' is power-on initialization.
@W [RTGEN-101] Register 'ch_3' is power-on initialization.
@W [RTGEN-101] Register 'index' is power-on initialization.
@W [RTGEN-101] Register 'acc' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_am_submul_16s_16s_18s_32_4': 1 instance(s).
@I [RTGEN-100] Generating core module 'duc_ama_addmuladd_18s_18s_16s_32s_32_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'duc_ama_submuladd_18s_18s_16s_32s_32_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_mixer'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.03Total elapsed time: 26.794 sec.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 26.795 sec.
@I [HLS-100] Command "gen_rtl duc_mixer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/duc_mixer -synmodules duc_imf2 duc_imf3 duc_mixer duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 26.797 sec.
@I [HLS-100] Command "gen_rtl duc_mixer -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/duc_mixer "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.799 sec.
@I [HLS-100] Command "gen_rtl duc_mixer -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/duc_mixer "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 26.800 sec.
@I [HLS-100] Command "gen_tb_info duc_mixer -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 26.807 sec.
@I [HLS-100] Command "report -model duc_mixer -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_mixer_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 26.815 sec.
@I [HLS-100] Command "report -model duc_mixer -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_mixer_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 26.823 sec.
@I [HLS-100] Command "report -model duc_mixer -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 26.854 sec.
@I [HLS-100] Command "db_write -model duc_mixer -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 26.870 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc' 
@0 [HLS-0] -- Generating RTL for module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model duc -vendor xilinx -mg_file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'duc/din_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'duc/freq' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'duc/dout_i' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'duc/dout_q' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'duc' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'i' is power-on initialization.
@W [RTGEN-101] Register 'in_r' is power-on initialization.
@W [RTGEN-101] Register 'init' is power-on initialization.
@W [RTGEN-101] Register 'ch' is power-on initialization.
@W [RTGEN-101] Register 'i_1' is power-on initialization.
@W [RTGEN-101] Register 'in_1' is power-on initialization.
@W [RTGEN-101] Register 'init_1' is power-on initialization.
@W [RTGEN-101] Register 'ch_1' is power-on initialization.
@W [RTGEN-101] Register 'cnt' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.05Total elapsed time: 27.31 sec.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 0.179 MB.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.40 sec.
@I [HLS-100] Command "gen_rtl duc -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/duc -synmodules duc_imf2 duc_imf3 duc_mixer duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 27.44 sec.
@I [HLS-100] Command "gen_rtl duc -istop -style xilinx -f -lang vhdl -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.03Total elapsed time: 27.82 sec.
@I [HLS-100] Command "gen_rtl duc -istop -style xilinx -f -lang vlog -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/duc "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.02Total elapsed time: 27.98 sec.
@I [HLS-100] Command "export_constraint_db -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 27.98 sec.
@I [HLS-100] Command "report -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.07Total elapsed time: 27.174 sec.
@I [HLS-100] Command "report -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.sdaccel.xml -verbose -f -sdaccel "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 27.218 sec.
@I [HLS-100] Command "gen_tb_info duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc -p /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 27.219 sec.
@I [HLS-100] Command "report -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 27.237 sec.
@I [HLS-100] Command "report -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 27.252 sec.
@I [HLS-100] Command "report -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.11Total elapsed time: 27.401 sec.
@I [HLS-100] Command "db_write -model duc -o /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.03Total elapsed time: 27.430 sec.
@I [HLS-100] Command "sc_get_clocks duc "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 27.461 sec.
@I [HLS-100] Command "sc_get_portdomain duc "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 27.461 sec.
@I [HLS-0] Model list for RTL component generation: duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-0] Handling components in module [duc_imf2] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.compgen.tcl "
@I [HLS-0] Found component duc_mac_muladd_18s_18s_38ns_38_4.
@I [HLS-0] Append model duc_mac_muladd_18s_18s_38ns_38_4
@I [HLS-0] Found component duc_imf2_c_2.
@I [HLS-0] Append model duc_imf2_c_2
@I [HLS-0] Found component duc_imf2_shift_reg_p_2.
@I [HLS-0] Append model duc_imf2_shift_reg_p_2
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.464 sec.
@I [HLS-0] Handling components in module [duc_imf3] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.compgen.tcl "
@I [HLS-0] Found component duc_imf3_c_3_0.
@I [HLS-0] Append model duc_imf3_c_3_0
@I [HLS-0] Found component duc_imf3_shift_reg_p0.
@I [HLS-0] Append model duc_imf3_shift_reg_p0
@I [HLS-0] Found component duc_imf3_c_3_1.
@I [HLS-0] Append model duc_imf3_c_3_1
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.464 sec.
@I [HLS-0] Handling components in module [duc_mixer] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.compgen.tcl "
@I [HLS-0] Found component duc_ama_addmuladd_18s_18s_16s_32s_32_3.
@I [HLS-0] Append model duc_ama_addmuladd_18s_18s_16s_32s_32_3
@I [HLS-0] Found component duc_ama_submuladd_18s_18s_16s_32s_32_3.
@I [HLS-0] Append model duc_ama_submuladd_18s_18s_16s_32s_32_3
@I [HLS-0] Found component duc_am_submul_16s_16s_18s_32_4.
@I [HLS-0] Append model duc_am_submul_16s_16s_18s_32_4
@I [HLS-0] Found component duc_mixer_DI_cache.
@I [HLS-0] Append model duc_mixer_DI_cache
@I [HLS-0] Found component duc_mixer_dds_table.
@I [HLS-0] Append model duc_mixer_dds_table
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.465 sec.
@I [HLS-0] Handling components in module [duc] ... 
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl "
@I [HLS-0] Found component duc_c.
@I [HLS-0] Append model duc_c
@I [HLS-0] Found component duc_shift_reg_p.
@I [HLS-0] Append model duc_shift_reg_p
@I [HLS-0] Found component duc_c_1.
@I [HLS-0] Append model duc_c_1
@I [HLS-0] Found component duc_shift_reg_p_1.
@I [HLS-0] Append model duc_shift_reg_p_1
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.466 sec.
@I [HLS-0] Append model duc_imf2
@I [HLS-0] Append model duc_imf3
@I [HLS-0] Append model duc_mixer
@I [HLS-0] Append model duc
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: duc_mac_muladd_18s_18s_38ns_38_4 duc_imf2_c_2 duc_imf2_shift_reg_p_2 duc_imf3_c_3_0 duc_imf3_shift_reg_p0 duc_imf3_c_3_1 duc_ama_addmuladd_18s_18s_16s_32s_32_3 duc_ama_submuladd_18s_18s_16s_32s_32_3 duc_am_submul_16s_16s_18s_32_4 duc_mixer_DI_cache duc_mixer_dds_table duc_c duc_shift_reg_p duc_c_1 duc_shift_reg_p_1 duc_imf2 duc_imf3 duc_mixer duc
@I [HLS-0] To file: write model duc_mac_muladd_18s_18s_38ns_38_4
@I [HLS-0] To file: write model duc_imf2_c_2
@I [HLS-0] To file: write model duc_imf2_shift_reg_p_2
@I [HLS-0] To file: write model duc_imf3_c_3_0
@I [HLS-0] To file: write model duc_imf3_shift_reg_p0
@I [HLS-0] To file: write model duc_imf3_c_3_1
@I [HLS-0] To file: write model duc_ama_addmuladd_18s_18s_16s_32s_32_3
@I [HLS-0] To file: write model duc_ama_submuladd_18s_18s_16s_32s_32_3
@I [HLS-0] To file: write model duc_am_submul_16s_16s_18s_32_4
@I [HLS-0] To file: write model duc_mixer_DI_cache
@I [HLS-0] To file: write model duc_mixer_dds_table
@I [HLS-0] To file: write model duc_c
@I [HLS-0] To file: write model duc_shift_reg_p
@I [HLS-0] To file: write model duc_c_1
@I [HLS-0] To file: write model duc_shift_reg_p_1
@I [HLS-0] To file: write model duc_imf2
@I [HLS-0] To file: write model duc_imf3
@I [HLS-0] To file: write model duc_mixer
@I [HLS-0] To file: write model duc
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 27.468 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.472 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.474 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.474 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.475 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.476 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.476 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.477 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.479 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.480 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.482 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.486 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.493 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.493 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.502 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 27.511 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 27.619 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.04Total elapsed time: 27.652 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.656 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.656 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 27.656 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.658 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 27.658 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 27.658 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.3/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.660 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.660 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.660 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.661 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.662 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 27.662 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf2.compgen.tcl "
@I [RTMG-279] Implementing memory 'duc_imf2_c_2_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_imf2_shift_reg_p_2_ram' using distributed RAMs with power-on initialization.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.04Total elapsed time: 27.702 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_imf3.compgen.tcl "
@I [RTMG-279] Implementing memory 'duc_imf3_c_3_0_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_imf3_shift_reg_p0_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_imf3_c_3_1_rom' using distributed ROMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 27.728 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_mixer.compgen.tcl "
@I [RTMG-278] Implementing memory 'duc_mixer_DI_cache_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_mixer_dds_table_rom' using distributed ROMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.07Total elapsed time: 27.795 sec.
@I [HLS-100] Command "source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl "
@I [RTMG-279] Implementing memory 'duc_c_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_shift_reg_p_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_c_1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_shift_reg_p_1_ram' using block RAMs with power-on initialization.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.05Total elapsed time: 27.849 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'duc'.
@I [WVHDL-304] Generating RTL VHDL for 'duc'.
@I [WVLOG-307] Generating RTL Verilog for 'duc'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 1.65Total elapsed time: 27.880 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 6.61Total elapsed time: 27.880 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7.01Total elapsed time: 27.880 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.01Total elapsed time: 27.889 sec.
