<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.716</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.716</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>8.716</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.284</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>1.284</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.284</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>1.284</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>256</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>4883</FF>
    <LATCH>0</LATCH>
    <LUT>5751</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="rv32i_npp_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="1">control_s_axi_U</SubModules>
    <Resources BRAM="256" FF="4883" LUT="5751" LogicLUT="5751" RAMB36="128"/>
    <LocalResources FF="4745" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="rv32i_npp_ip_control_s_axi" DEPTH="1" FILE_NAME="rv32i_npp_ip.v" ORIG_REF_NAME="rv32i_npp_ip_control_s_axi">
    <Resources BRAM="256" FF="138" LUT="5736" LogicLUT="5736" RAMB36="128"/>
    <LocalResources FF="138" LUT="106" LogicLUT="106"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="8.709" DATAPATH_LOGIC_DELAY="3.481" DATAPATH_NET_DELAY="5.228" ENDPOINT_PIN="bd_0_i/hls_inst/inst/result_1_reg_2767_reg[0]/D" LOGIC_LEVELS="12" MAX_FANOUT="261" SLACK="1.284" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_11_reg_2827[3]_i_10" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_11_reg_2827_reg[3]_i_4" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_11_reg_2827[3]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_9_reg_2837[0]_i_33" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="633"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_13" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="633"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="633"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="633"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/result_1_reg_2767_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1132"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.043" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="5.846" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1/DIBDI[0]" LOGIC_LEVELS="7" MAX_FANOUT="204" SLACK="1.632" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_22" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1_i_18" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.043" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="5.846" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_2/DIBDI[0]" LOGIC_LEVELS="7" MAX_FANOUT="204" SLACK="1.632" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_2_i_21" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_2_i_18" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_2" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.043" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="5.846" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4/DIBDI[0]" LOGIC_LEVELS="7" MAX_FANOUT="204" SLACK="1.632" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_4_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4_i_18" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.043" DATAPATH_LOGIC_DELAY="2.197" DATAPATH_NET_DELAY="5.846" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5/DIBDI[0]" LOGIC_LEVELS="7" MAX_FANOUT="204" SLACK="1.632" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="656"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5_i_21" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1687"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="675"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="620"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/rv32i_npp_ip_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/rv32i_npp_ip_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/rv32i_npp_ip_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/rv32i_npp_ip_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/rv32i_npp_ip_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rv32i_npp_ip_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
