# Verilog ancilliary files

*.bak
*.vwf

# Verilog ancilliary directories
db/
incremental_db/
output_files/
simulation/
