--------------------------------------------------------------------------------
I1 cache:         64 B, 16 B, 4-way associative
D1 cache:         64 B, 16 B, 4-way associative
LL cache:         64 B, 16 B, 4-way associative
Command:          /tmp/benchmark-b3
Data file:        cachegrind.out.615
Events recorded:  Ir I1mr ILmr Dr D1mr DLmr Dw D1mw DLmw
Events shown:     Ir I1mr ILmr Dr D1mr DLmr Dw D1mw DLmw
Event sort order: Ir I1mr ILmr Dr D1mr DLmr Dw D1mw DLmw
Thresholds:       0.1 100 100 100 100 100 100 100 100
Include dirs:     
User annotated:   /root/orga_compu/TP2/benchmarks-tp2/benchmark-b3.S
Auto-annotation:  off

--------------------------------------------------------------------------------
-- User-annotated source: /root/orga_compu/TP2/benchmarks-tp2/benchmark-b3.S
--------------------------------------------------------------------------------
Ir  I1mr ILmr Dr  D1mr DLmr Dw  D1mw DLmw 

-- line 10 ----------------------------------------
  .    .    .   .    .    .   .    .    .  
  .    .    .   .    .    .   .    .    .  	.text
  .    .    .   .    .    .   .    .    .  	.align	2
  .    .    .   .    .    .   .    .    .  
  .    .    .   .    .    .   .    .    .  	.globl	main
  .    .    .   .    .    .   .    .    .  	.ent	main
  .    .    .   .    .    .   .    .    .  main:
  .    .    .   .    .    .   .    .    .  	.set	noreorder
  3    1    1   0    0    0   0    0    0  	.cpload	t9
  .    .    .   .    .    .   .    .    .  	.set	nomacro
  1    0    0   0    0    0   0    0    0  	addiu	sp, sp, -24
  1    1    1   0    0    0   1    1    1  	sw	fp, 20(sp)
  1    0    0   0    0    0   0    0    0  	move	fp, sp
  1    0    0   0    0    0   1    1    1  	.cprestore	0
  .    .    .   .    .    .   .    .    .  
  2    1    1   1    1    1   0    0    0  	la	t0, aligned0
  2    0    0   1    0    0   0    0    0  	la	t1, aligned1
  2    1    1   1    0    0   0    0    0  	la	t2, aligned2
  1    0    0   0    0    0   0    0    0  	li	t3, 256
256    0    0 256   64   64   0    0    0  loop:	lw	t4, 0(t0)
256    0    0 256   64   64   0    0    0  	lw	t5, 0(t1)
256    1    1   0    0    0   0    0    0  	addu	t6, t5, t4
256    0    0   0    0    0 256   64   64  	sw	t6, 0(t2)
256    0    0   0    0    0   0    0    0  	addu	t0, t0, 4
256    0    0   0    0    0   0    0    0  	addu	t1, t1, 4
256    1    1   0    0    0   0    0    0  	addu	t2, t2, 4
256    0    0   0    0    0   0    0    0  	subu	t3, t3, 1
256    0    0   0    0    0   0    0    0  	bnez	t3, loop
  .    .    .   .    .    .   .    .    .  
  .    .    .   .    .    .   .    .    .  	# Destruimos el stack frame antes de retornar de main().
  .    .    .   .    .    .   .    .    .  	#
256    0    0   0    0    0   0    0    0  	move	sp, fp
  1    1    1   1    1    1   0    0    0  	lw	fp, 20(sp)
  1    0    0   0    0    0   0    0    0  	addiu	sp, sp, 24
  .    .    .   .    .    .   .    .    .  
  .    .    .   .    .    .   .    .    .  	# Para volver al sistema operativo cargamos un cï¿½digo de retorno nulo.
  .    .    .   .    .    .   .    .    .  	#
  1    0    0   0    0    0   0    0    0  	move	v0, zero
  1    0    0   0    0    0   0    0    0  	jr	ra
  .    .    .   .    .    .   .    .    .  	.end	main
  .    .    .   .    .    .   .    .    .  
  .    .    .   .    .    .   .    .    .  	.data
  .    .    .   .    .    .   .    .    .  	.align	20
  .    .    .   .    .    .   .    .    .  aligned0:
  .    .    .   .    .    .   .    .    .  	.skip	8192
  .    .    .   .    .    .   .    .    .  aligned1:
  .    .    .   .    .    .   .    .    .  	.skip	8192
-- line 56 ----------------------------------------

--------------------------------------------------------------------------------
Ir    I1mr ILmr Dr  D1mr DLmr Dw  D1mw DLmw 
--------------------------------------------------------------------------------
2,578    7    7 516  130  130 258   66   66  events annotated

