Chapter 2 - Combinational Logic Design
  2.6 X's and Z's, Oh My
    2.6.1 Illegal Value: X
    2.6.2 Floating Value: Z
  2.8 Combinational Building Blocks
    2.8.1 Multiplexers
    2.8.2 Decoders
  2.8 Timing
    2.9.1 Propagation and Contamination Delay

Chapter 3 - Sequential Logic Design
  3.1 Introduction
  3.2 Latches and Flip-Flops
    3.2.1 SR Latch
    3.2.2 D Latch
    3.2.3 D Flip-Flop
    3.2.4 Register
    3.2.5 Enabled Flip-Flop
    3.2.6 Resettable Flip-Flop
    3.2.7 Transistor-Level Latch and Flip-Flop Designs*
    3.2.8 Putting It All Together
  3.3 Synchronous Logic Design
    3.3.1 Some Problematic Circuits
    3.3.2 Synchronous Sequential Circuits
    3.3.3 Synchronous and Asynchronous Circuits
  3.4 Finite State Machines
    3.4.1 FSM Design Examples
    3.4.2 State Encodings
    3.4.3 Moore and Mealy Machines
    3.4.4 Factoring State Machines
    3.4.5 Deriving an FSM from a Schematic
    3.4.6 FSM Review
  3.5 Timing of Sequential Logic
    3.5.1 The Dynamic Discipline
    3.5.2 System Timing
    3.5.3 Clock Skew*
    3.5.4 Metastability
    3.5.5 Synchronizers
    3.5.6 Derivation of Resolution Time*
  3.6 Parallelism
  3.7 Summary

Chapter 5 - Digital Building Blocks
  5.1 Introduction
  5.2 Arithmetic Circuits
    5.2.1 Addition
    5.2.2 Subtraction
    5.2.3 Comparator
    5.2.4 ALU
    5.2.5 Shifters and Rotators
    5.2.6 Multiplication*
    5.2.7 Division*
    5.2.8 Further Reading
  5.4 Sequential Building Blocks
    5.4.1 Counters
    5.4.2 Shift Registers
