
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1107141                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379852                       # Number of bytes of host memory used
host_op_rate                                  1246241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3166.89                       # Real time elapsed on the host
host_tick_rate                              650623888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3506188050                       # Number of instructions simulated
sim_ops                                    3946703647                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451723876                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3475695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6951393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 246703029                       # Number of branches fetched
system.switch_cpus.committedInsts          1506188049                       # Number of instructions committed
system.switch_cpus.committedOps            1695690849                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4941131232                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4941131232                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    396659262                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    363222564                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    211010326                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18699451                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1561340225                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1561340225                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2259155960                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1322713727                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           379517885                       # Number of load instructions
system.switch_cpus.num_mem_refs             599033122                       # number of memory refs
system.switch_cpus.num_store_insts          219515237                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      28737646                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             28737646                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     19158393                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      9579253                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1000066660     58.98%     58.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult         94733671      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           1857509      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        379517885     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       219515237     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1695690962                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3475698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3475701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6951396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3475701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3313913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1377363                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2098332                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161785                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3313913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5158696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5268395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10427091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10427091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    308625408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    312566400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    621191808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               621191808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3475698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3475698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3475698                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10637553733                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10721530145                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32762888089                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3313913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2754729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5574033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           161785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          161785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3313913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10427094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10427094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    621192192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              621192192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4853064                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176302464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8328762                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417313                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4853061     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3475701     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8328762                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5196178620                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7246830330                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    220104448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         220104448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     88520960                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       88520960                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1719566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1719566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       691570                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            691570                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    106823395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            106823395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42961919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42961919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42961919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    106823395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           149785314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1383140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3439132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000392566276                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        77394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        77394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6372142                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1307252                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1719566                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    691570                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3439132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1383140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           555304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           483958                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           251544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            89494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           339820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           372476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            36280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           121536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           122742                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           102410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           88282                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           68326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          122144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           99166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          276470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          309180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           232186                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           236046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           137864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           210424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           232192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           94773                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          232146                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.85                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 56870999004                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17195660000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           121354724004                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16536.44                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35286.44                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2366758                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1236943                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.82                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3439132                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1383140                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1719566                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1719566                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 72405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 72405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 77395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 77394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1218540                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   253.272697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   194.230819                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   236.107353                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7096      0.58%      0.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       774636     63.57%     64.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       205718     16.88%     81.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        63501      5.21%     86.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        40183      3.30%     89.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        40273      3.31%     92.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16599      1.36%     94.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         8446      0.69%     94.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        62088      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1218540                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        77394                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.436365                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.609748                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.695872                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          302      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1511      1.95%      2.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         7485      9.67%     12.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        15312     19.78%     31.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        14597     18.86%     50.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        11307     14.61%     65.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         8728     11.28%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         7315      9.45%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         5434      7.02%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2995      3.87%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2306      2.98%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          101      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        77394                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        77394                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.871062                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.863837                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.491215                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4990      6.45%      6.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           72403     93.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        77394                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             220104448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               88519232                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              220104448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            88520960                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      106.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   106.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060449482369                       # Total gap between requests
system.mem_ctrls0.avgGap                    854555.48                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    220104448                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     88519232                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 106823394.816527187824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42961080.317612513900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3439132                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1383140                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 121354724004                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47383217878943                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35286.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34257716.41                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3106999560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1651401840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8487460800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1745573220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    467217423300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    397764220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1042622804160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       506.016614                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1029484490048                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 962164473828                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5593404600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2972957460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16067941680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        5474276640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    756848846010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    153866332800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1103473483830                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.549303                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 392863739270                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1598785224606                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    224784896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         224784896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     87781504                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       87781504                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1756132                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1756132                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       685793                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            685793                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    109094959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            109094959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42603038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42603038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42603038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    109094959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           151697997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1371586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3512264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000368642986                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        76565                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        76565                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6476621                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1297325                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1756132                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    685793                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3512264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1371586                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           597168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           496424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           260006                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           129392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           336954                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           317452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           111258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            88888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           101584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            88584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           97956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           74974                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           95534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           80420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          312808                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          322862                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           232188                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           232192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           137864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           214052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           232192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           90696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          232147                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 58380392318                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17561320000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           124235342318                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16621.87                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35371.87                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2375411                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1228977                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.63                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.60                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3512264                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1371586                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1756132                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1756132                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 73237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 73258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76567                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 76567                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 76566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 76565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 76565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 76565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 76565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1279429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   244.299530                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.896177                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   228.215068                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5382      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       848519     66.32%     66.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       190223     14.87%     81.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        72722      5.68%     87.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        45799      3.58%     90.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        33218      2.60%     93.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        14662      1.15%     94.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9511      0.74%     95.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        59393      4.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1279429                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        76565                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.872605                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.959534                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.251944                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27           81      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1671      2.18%      2.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         6861      8.96%     11.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        11003     14.37%     25.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        12804     16.72%     42.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        11390     14.88%     57.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        10463     13.67%     70.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         8817     11.52%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         7058      9.22%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         3214      4.20%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1812      2.37%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          942      1.23%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          302      0.39%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          147      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        76565                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        76565                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.913629                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.908656                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.407402                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3308      4.32%      4.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              21      0.03%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           73213     95.62%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              22      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        76565                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             224784896                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               87779648                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              224784896                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            87781504                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      109.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   109.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.19                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060450507355                       # Total gap between requests
system.mem_ctrls1.avgGap                    843781.24                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    224784896                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     87779648                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 109094958.836088582873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42602137.668566249311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3512264                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1371586                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 124235342318                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47345438495721                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35371.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34518753.10                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3185553840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1693154430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8387515080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1686420180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    473848524570                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    392180234880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1043631127620                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.505984                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1014914629994                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 976734333882                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5949597780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3162278625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16690049880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5473107360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    729341690250                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    177030885600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1100297334135                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.007820                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 453366597764                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1538282366112                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      3475698                       # number of demand (read+write) misses
system.l2.demand_misses::total                3475698                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3475698                       # number of overall misses
system.l2.overall_misses::total               3475698                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 299301820473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299301820473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 299301820473                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299301820473                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3475698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3475698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3475698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3475698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86112.723393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86112.723393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86112.723393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86112.723393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1377363                       # number of writebacks
system.l2.writebacks::total                   1377363                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3475698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3475698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3475698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3475698                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 269589322329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269589322329                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 269589322329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269589322329                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77564.081324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77564.081324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77564.081324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77564.081324                       # average overall mshr miss latency
system.l2.replacements                        4853064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1377366                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1377366                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1377366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1377366                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2098332                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2098332                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       161785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161785                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13171930371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13171930371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       161785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            161785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81416.264617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81416.264617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       161785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11789635280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11789635280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72872.239577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72872.239577                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      3313913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3313913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 286129890102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 286129890102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3313913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3313913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86342.004181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86342.004181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3313913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3313913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 257799687049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 257799687049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77793.136708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77793.136708                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     4853192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4853192                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.341429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    90.657385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.291730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.708261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 116075400                       # Number of tag accesses
system.l2.tags.data_accesses                116075400                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548276124                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451723876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1506188163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3508287949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099786                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1506188163                       # number of overall hits
system.cpu.icache.overall_hits::total      3508287949                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          790                       # number of overall misses
system.cpu.icache.overall_misses::total           790                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1506188163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3508288739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1506188163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3508288739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1506188163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3508287949                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1506188163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3508288739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.751346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3508288739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4440871.821519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.751346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136823261611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136823261611                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721695481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    564632022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1286327503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721695481                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    564632022                       # number of overall hits
system.cpu.dcache.overall_hits::total      1286327503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7510298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3475585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10985883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7510298                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3475585                       # number of overall misses
system.cpu.dcache.overall_misses::total      10985883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 306540335406                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 306540335406                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 306540335406                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 306540335406                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    568107607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1297313386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    568107607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1297313386                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88198.198406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27903.113059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88198.198406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27903.113059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6468487                       # number of writebacks
system.cpu.dcache.writebacks::total           6468487                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3475585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3475585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3475585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3475585                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 303641697516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 303641697516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 303641697516                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 303641697516                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87364.198406                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87364.198406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87364.198406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87364.198406                       # average overall mshr miss latency
system.cpu.dcache.replacements               10985878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442203824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    361779261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       803983085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3795043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3313800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7108843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 293031083310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 293031083310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    365093061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    811091928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88427.510203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41220.643544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3313800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3313800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 290267374110                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 290267374110                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87593.510203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87593.510203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    202852761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      482344418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       161785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3877040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13509252096                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13509252096                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283206912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    203014546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    486221458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83501.264617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3484.424225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       161785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       161785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13374323406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13374323406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82667.264617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82667.264617                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     16718258                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36817879                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          113                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8387538                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8387538                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     16718371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36818130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        74226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33416.486056                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8293296                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8293296                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099759                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     16718371                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36818130                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099759                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     16718371                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36818130                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1370949646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10986134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.789088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.519556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.479976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43881374806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43881374806                       # Number of data accesses

---------- End Simulation Statistics   ----------
