###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:54:18 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (0.159 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.300 (P)   71.400 (P)
            Arrival:=  -22.785      -11.685

  Clock Gating Hold:+   -6.959
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.256
       Launch Clock:=  -11.685
          Data Path:+   82.100
              Slack:=    0.159
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 22.200 |  36.715 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/FE_PHC1857_stage3_inst_11/Y             |       | A->Y      |  F   | BUFx2_ASAP7_75t_SL    |      3 | 11.700 | 13.800 |  50.515 | 
     | cpu/stage1/FE_PHN1857_stage3_inst_11               |       |           |  F   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/g75441/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      3 | 13.200 | 11.900 |  62.415 | 
     | cpu/stage1/regfile/n_230                           |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/g72674/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 23.700 |  8.000 |  70.415 | 
     | cpu/stage1/regfile/n_1626                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  6.300 |  0.100 |  70.415 | 
     | C_INST/ENA                                         |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.400 | -22.785 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGI |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  4.900 | -22.785 | 
     | C_INST/CLK                                         |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (0.831 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.700 (P)   71.400 (P)
            Arrival:=  -22.385      -11.685

  Clock Gating Hold:+   -5.031
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.584
       Launch Clock:=  -11.685
          Data Path:+   85.100
              Slack:=    0.831
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL  |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      8 | 12.500 | 18.500 |  57.415 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g75435/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      2 | 25.300 |  8.300 |  65.715 | 
     | cpu/stage1/regfile/n_237                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72710/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 13.000 |  7.700 |  73.415 | 
     | cpu/stage1/regfile/n_1610                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 12.400 |  0.100 |  73.415 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.600 | -22.385 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.300 | -22.385 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (1.370 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.300 (P)   71.500 (P)
            Arrival:=  -22.785      -11.585

  Clock Gating Hold:+   -4.570
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.645
       Launch Clock:=  -11.585
          Data Path:+   85.600
              Slack:=    1.370
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75438/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL     |      3 | 23.000 | 11.400 |  68.015 | 
     | cpu/stage1/regfile/n_233                           |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage1/regfile/g72732/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 |  7.900 |  6.000 |  74.015 | 
     | cpu/stage1/regfile/n_1622                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  9.800 |  0.000 |  74.015 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 29.100 | -22.785 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.900 |  6.600 | -22.785 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (1.620 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.100 (P)   71.500 (P)
            Arrival:=  -23.985      -11.585

  Clock Gating Hold:+   -7.020
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.995
       Launch Clock:=  -11.585
          Data Path:+   82.200
              Slack:=    1.620
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L  |      9 | 19.800 | 40.400 |  28.815 | 
     | cpu/stage3_inst[8]                                 |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL  |      8 | 37.700 | 30.800 |  59.615 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73678/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL |      2 | 52.300 |  5.900 |  65.515 | 
     | cpu/stage1/regfile/n_436                           |       |           |  F   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72783/Y                        |       | A1->Y     |  R   | OAI21xp5_ASAP7_75t_SL |      1 | 10.700 |  5.100 |  70.615 | 
     | cpu/stage1/regfile/n_1616                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  8.100 |  0.000 |  70.615 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 27.200 | -23.985 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 19.900 |  3.700 | -23.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (1.830 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.800 (P)   71.400 (P)
            Arrival:=  -23.285      -11.685

  Clock Gating Hold:+   -4.730
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.985
       Launch Clock:=  -11.685
          Data Path:+   85.500
              Slack:=    1.830
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.200 |  58.115 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73680/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      2 | 25.400 |  9.500 |  67.615 | 
     | cpu/stage1/regfile/n_434                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72730/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 10.700 |  6.200 |  73.815 | 
     | cpu/stage1/regfile/n_1608                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 | 10.600 |  0.100 |  73.815 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.600 | -23.285 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.900 |  6.100 | -23.285 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (1.848 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.900 (P)   71.400 (P)
            Arrival:=  -23.185      -11.685

  Clock Gating Hold:+   -4.748
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.067
       Launch Clock:=  -11.685
          Data Path:+   85.600
              Slack:=    1.848
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.200 |  58.115 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73680/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      2 | 25.400 |  9.500 |  67.615 | 
     | cpu/stage1/regfile/n_434                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72741/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 10.700 |  6.300 |  73.915 | 
     | cpu/stage1/regfile/n_1609                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 | 10.800 |  0.100 |  73.915 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.700 | -23.185 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.900 |  6.200 | -23.185 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (1.979 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   58.500 (P)   71.500 (P)
            Arrival:=  -24.585      -11.585

  Clock Gating Hold:+   -6.979
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.436
       Launch Clock:=  -11.585
          Data Path:+   82.000
              Slack:=    1.979
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L  |      9 | 19.800 | 40.400 |  28.815 | 
     | cpu/stage3_inst[8]                                 |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL  |      8 | 37.700 | 30.800 |  59.615 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73678/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL |      2 | 52.300 |  5.900 |  65.515 | 
     | cpu/stage1/regfile/n_436                           |       |           |  F   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72754/Y                        |       | A1->Y     |  R   | OAI21xp5_ASAP7_75t_SL |      1 | 10.700 |  4.900 |  70.415 | 
     | cpu/stage1/regfile/n_1617                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  7.700 |  0.000 |  70.415 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 26.600 | -24.585 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 19.700 |  3.100 | -24.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (2.285 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.400 (P)   71.400 (P)
            Arrival:=  -23.685      -11.685

  Clock Gating Hold:+   -4.585
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.730
       Launch Clock:=  -11.685
          Data Path:+   85.700
              Slack:=    2.285
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL  |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      8 | 12.500 | 18.800 |  57.715 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g74316/Y                        |       | C->Y      |  R   | NAND3xp33_ASAP7_75t_SL |      2 | 25.300 | 10.500 |  68.215 | 
     | cpu/stage1/regfile/n_332                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72742/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL  |      1 | 11.300 |  5.800 |  74.015 | 
     | cpu/stage1/regfile/n_1607                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  9.800 |  0.100 |  74.015 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 27.500 | -23.685 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.000 |  4.000 | -23.685 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (2.871 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.500 (P)   71.500 (P)
            Arrival:=  -22.585      -11.585

  Clock Gating Hold:+   -4.871
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.544
       Launch Clock:=  -11.585
          Data Path:+   87.000
              Slack:=    2.871
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.300 |  21.715 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1859_stage3_inst_7/Y                     |       | A->Y      |  R   | HB4xp67_ASAP7_75t_SL   |      1 |  7.900 | 19.300 |  41.015 | 
     | cpu/FE_PHN1859_stage3_inst_7                       |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1356_stage3_inst_7/Y                     |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |     10 |  8.100 | 25.800 |  66.815 | 
     | cpu/FE_PHN1356_stage3_inst_7                       |       |           |  R   | (net)                  |     10 |        |        |         | 
     | cpu/stage1/regfile/g72709/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 26.100 |  8.600 |  75.415 | 
     | cpu/stage1/regfile/n_1611                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 11.500 |  0.100 |  75.415 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.600 | -22.585 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.100 | -22.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (3.260 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.100 (P)   71.500 (P)
            Arrival:=  -22.985      -11.585

  Clock Gating Hold:+   -4.460
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.555
       Launch Clock:=  -11.585
          Data Path:+   87.400
              Slack:=    3.260
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75960/Y                        |       | A->Y      |  F   | INVxp67_ASAP7_75t_SL   |      1 | 23.000 |  3.200 |  59.815 | 
     | cpu/stage1/regfile/n_188                           |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/g75442/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 |  8.200 |  9.000 |  68.815 | 
     | cpu/stage1/regfile/n_228                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g72887/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 15.300 |  7.000 |  75.815 | 
     | cpu/stage1/regfile/n_1604                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  9.200 |  0.000 |  75.815 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.000 | -22.985 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.400 |  4.700 | -22.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (3.472 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.100 (P)   71.400 (P)
            Arrival:=  -22.985      -11.685

  Clock Gating Hold:+   -4.372
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.643
       Launch Clock:=  -11.685
          Data Path:+   87.800
              Slack:=    3.472
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.100 |  58.015 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g75439/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      3 | 25.400 | 11.400 |  69.415 | 
     | cpu/stage1/regfile/n_232                           |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/g72642__4319/Y                  |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 17.200 |  6.700 |  76.115 | 
     | cpu/stage1/regfile/n_1597                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 |  8.700 |  0.100 |  76.115 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.900 | -22.985 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.900 |  6.400 | -22.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (3.871 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   61.500 (P)   71.400 (P)
            Arrival:=  -21.585      -11.685

  Clock Gating Hold:+   -4.871
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   73.544
       Launch Clock:=  -11.685
          Data Path:+   89.100
              Slack:=    3.871
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.000 |  57.915 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g75440/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      3 | 25.400 | 11.500 |  69.415 | 
     | cpu/stage1/regfile/n_231                           |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/regfile/g72650__5122/Y                  |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL |      1 | 13.500 |  8.000 |  77.415 | 
     | cpu/stage1/regfile/n_1599                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 | 11.500 |  0.300 |  77.415 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 29.600 | -21.585 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.700 |  6.100 | -21.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (3.999 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   58.500 (P)   71.500 (P)
            Arrival:=  -24.585      -11.585

  Clock Gating Hold:+   -7.299
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.116
       Launch Clock:=  -11.585
          Data Path:+   83.700
              Slack:=    3.999
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L  |      9 | 19.800 | 40.400 |  28.815 | 
     | cpu/stage3_inst[8]                                 |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL  |      8 | 37.700 | 31.100 |  59.915 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g75434/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL |      2 | 52.300 |  5.400 |  65.315 | 
     | cpu/stage1/regfile/n_238                           |       |           |  F   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72651__8246/Y                  |       | A1->Y     |  R   | OAI21xp5_ASAP7_75t_SL |      1 | 11.100 |  6.800 |  72.115 | 
     | cpu/stage1/regfile/n_1613                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 | 11.100 |  0.100 |  72.115 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 27.300 | -24.585 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.500 |  4.800 | -24.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (4.632 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.100 (P)   71.400 (P)
            Arrival:=  -22.985      -11.685

  Clock Gating Hold:+   -5.332
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.683
       Launch Clock:=  -11.685
          Data Path:+   88.000
              Slack:=    4.632
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL  |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      8 | 12.500 | 18.800 |  57.715 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g74316/Y                        |       | C->Y      |  R   | NAND3xp33_ASAP7_75t_SL |      2 | 25.300 | 10.500 |  68.215 | 
     | cpu/stage1/regfile/n_332                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72886/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 11.300 |  8.100 |  76.315 | 
     | cpu/stage1/regfile/n_1605                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 14.100 |  0.100 |  76.315 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.000 | -22.985 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.400 |  4.700 | -22.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (4.848 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.400 (P)   71.500 (P)
            Arrival:=  -22.685      -11.585

  Clock Gating Hold:+   -7.648
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.667
       Launch Clock:=  -11.585
          Data Path:+   86.100
              Slack:=    4.848
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_L   |      9 | 19.800 | 40.400 |  28.815 | 
     | cpu/stage3_inst[8]                                 |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SL   |      8 | 37.700 | 31.100 |  59.915 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  R   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g75434/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      2 | 52.300 |  5.400 |  65.315 | 
     | cpu/stage1/regfile/n_238                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72733/Y                        |       | A3->Y     |  R   | OAI31xp33_ASAP7_75t_SL |      1 | 11.100 |  9.200 |  74.515 | 
     | cpu/stage1/regfile/n_1612                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 | 16.900 |  0.100 |  74.515 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.300 | -22.685 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.400 |  5.000 | -22.685 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (5.128 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.500 (P)   71.400 (P)
            Arrival:=  -22.585      -11.685

  Clock Gating Hold:+   -4.028
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   73.387
       Launch Clock:=  -11.685
          Data Path:+   90.200
              Slack:=    5.128
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 18.500 |  57.415 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g75435/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      2 | 25.300 |  8.300 |  65.715 | 
     | cpu/stage1/regfile/n_237                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g74767/Y                        |       | B->Y      |  R   | OR2x2_ASAP7_75t_SL    |      2 | 13.000 |  8.800 |  74.515 | 
     | cpu/stage1/regfile/n_328                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72782/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL |      1 |  4.700 |  4.000 |  78.515 | 
     | cpu/stage1/regfile/n_1606                          |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL    |      1 |  6.800 |  0.000 |  78.515 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.400 | -22.585 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.100 | -22.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (5.639 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.600 (P)   71.400 (P)
            Arrival:=  -22.485      -11.685

  Clock Gating Hold:+   -5.439
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.076
       Launch Clock:=  -11.685
          Data Path:+   89.400
              Slack:=    5.639
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL  |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      8 | 12.500 | 19.100 |  58.015 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g75439/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      3 | 25.400 | 11.400 |  69.415 | 
     | cpu/stage1/regfile/n_232                           |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage1/regfile/g72711/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 17.200 |  8.300 |  77.715 | 
     | cpu/stage1/regfile/n_1596                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 14.700 |  0.100 |  77.715 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.500 | -22.485 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.200 | -22.485 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (6.148 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   61.700 (P)   71.500 (P)
            Arrival:=  -21.385      -11.585

  Clock Gating Hold:+   -6.948
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.667
       Launch Clock:=  -11.585
          Data Path:+   89.400
              Slack:=    6.148
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L  |      9 | 19.800 | 38.900 |  27.315 | 
     | cpu/stage3_inst[8]                                 |       |           |  F   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 33.200 | 30.100 |  57.415 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73679/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      2 | 45.300 | 12.800 |  70.215 | 
     | cpu/stage1/regfile/n_435                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72751/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 19.400 |  7.600 |  77.815 | 
     | cpu/stage1/regfile/n_1618                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  5.700 |  0.100 |  77.815 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 29.800 | -21.385 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.700 |  6.300 | -21.385 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (6.744 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.700 (P)   71.400 (P)
            Arrival:=  -23.385      -11.685

  Clock Gating Hold:+   -5.544
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.071
       Launch Clock:=  -11.685
          Data Path:+   89.500
              Slack:=    6.744
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL  |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL   |      8 | 12.500 | 19.000 |  57.915 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                  |      8 |        |        |         | 
     | cpu/stage1/regfile/g75440/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      3 | 25.400 | 11.500 |  69.415 | 
     | cpu/stage1/regfile/n_231                           |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage1/regfile/g72755/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 13.500 |  8.400 |  77.815 | 
     | cpu/stage1/regfile/n_1598                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 15.200 |  0.100 |  77.815 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 27.800 | -23.385 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.200 |  4.300 | -23.385 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (6.942 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.800 (P)   71.500 (P)
            Arrival:=  -22.285      -11.585

  Clock Gating Hold:+   -6.942
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.773
       Launch Clock:=  -11.585
          Data Path:+   89.300
              Slack:=    6.942
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[8]/QN               |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_L  |      9 | 19.800 | 38.900 |  27.315 | 
     | cpu/stage3_inst[8]                                 |       |           |  F   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y       |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 33.200 | 30.100 |  57.415 | 
     | cpu/stage1/regfile/FE_OFN782_stage3_inst_8         |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73679/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      2 | 45.300 | 12.800 |  70.215 | 
     | cpu/stage1/regfile/n_435                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72746/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 19.400 |  7.500 |  77.715 | 
     | cpu/stage1/regfile/n_1619                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  5.600 |  0.100 |  77.715 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.700 | -22.285 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.400 | -22.285 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (7.200 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[7]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.700 (P)   71.500 (P)
            Arrival:=  -23.385      -11.585

  Clock Gating Hold:+   -5.600
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.015
       Launch Clock:=  -11.585
          Data Path:+   89.800
              Slack:=    7.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[7]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.300 |  21.715 | 
     | cpu/stage3_inst[7]                                 |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1859_stage3_inst_7/Y                     |       | A->Y      |  R   | HB4xp67_ASAP7_75t_SL   |      1 |  7.900 | 19.300 |  41.015 | 
     | cpu/FE_PHN1859_stage3_inst_7                       |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1356_stage3_inst_7/Y                     |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |     10 |  8.100 | 26.300 |  67.315 | 
     | cpu/FE_PHN1356_stage3_inst_7                       |       |           |  R   | (net)                  |     10 |        |        |         | 
     | cpu/stage1/regfile/g72727/Y                        |       | A3->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 26.100 | 10.900 |  78.215 | 
     | cpu/stage1/regfile/n_1623                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 15.600 |  0.300 |  78.215 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.500 | -23.385 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.800 |  6.000 | -23.385 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (7.453 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   57.900 (P)   71.400 (P)
            Arrival:=  -25.185      -11.685

  Clock Gating Hold:+   -6.753
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.062
       Launch Clock:=  -11.685
          Data Path:+   87.200
              Slack:=    7.453
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.200 |  58.115 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73681/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      2 | 25.400 | 10.500 |  68.615 | 
     | cpu/stage1/regfile/n_433                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72747/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 16.900 |  6.900 |  75.515 | 
     | cpu/stage1/regfile/n_1625                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  4.500 |  0.000 |  75.515 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 26.000 | -25.185 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 19.500 |  2.500 | -25.185 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (7.508 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.600 (P)   71.500 (P)
            Arrival:=  -22.485      -11.585

  Clock Gating Hold:+   -5.208
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.307
       Launch Clock:=  -11.585
          Data Path:+   91.400
              Slack:=    7.508
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  F   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 32.600 |  21.015 | 
     | cpu/stage3_inst[10]                                |       |           |  F   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SRAM |      1 |  6.600 | 10.900 |  31.915 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.300 | 25.100 |  57.015 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  F   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75443/Y                        |       | A->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      5 | 22.100 | 15.100 |  72.115 | 
     | cpu/stage1/regfile/n_227                           |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/stage1/regfile/g72831/Y                        |       | A2->Y     |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 25.000 |  7.700 |  79.815 | 
     | cpu/stage1/regfile/n_1614                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 13.400 |  0.100 |  79.815 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.500 | -22.485 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.200 | -22.485 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (8.079 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.100 (P)   71.400 (P)
            Arrival:=  -22.985      -11.685

  Clock Gating Hold:+   -6.979
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.036
       Launch Clock:=  -11.685
          Data Path:+   89.800
              Slack:=    8.079
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.100 |  58.015 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g75432/Y                        |       | B->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      2 | 25.400 | 12.600 |  70.615 | 
     | cpu/stage1/regfile/n_240                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72644__5526/Y                  |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 22.100 |  7.500 |  78.115 | 
     | cpu/stage1/regfile/n_1615                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  5.400 |  0.100 |  78.115 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.900 | -22.985 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.900 |  6.400 | -22.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (8.962 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   61.700 (P)   71.500 (P)
            Arrival:=  -21.385      -11.585

  Clock Gating Hold:+   -6.962
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.654
       Launch Clock:=  -11.585
          Data Path:+   92.200
              Slack:=    8.962
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75433/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      2 | 23.000 |  4.800 |  61.415 | 
     | cpu/stage1/regfile/n_239                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g74770/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL  |      2 |  9.800 | 11.500 |  72.915 | 
     | cpu/stage1/regfile/n_323                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72749/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL    |      1 | 22.400 |  7.700 |  80.615 | 
     | cpu/stage1/regfile/n_1603                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  5.900 |  0.100 |  80.615 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.000 | -51.185 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 29.800 | -21.385 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.700 |  6.300 | -21.385 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (9.391 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   59.400 (P)   71.500 (P)
            Arrival:=  -23.685      -11.585

  Clock Gating Hold:+   -6.991
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.324
       Launch Clock:=  -11.585
          Data Path:+   90.300
              Slack:=    9.391
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75433/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      2 | 23.000 |  4.800 |  61.415 | 
     | cpu/stage1/regfile/n_239                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g74766/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL  |      2 |  9.800 |  9.600 |  71.015 | 
     | cpu/stage1/regfile/n_329                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72748/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL    |      1 | 18.700 |  7.700 |  78.715 | 
     | cpu/stage1/regfile/n_1601                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  5.800 |  0.100 |  78.715 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 28.200 | -23.685 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 20.700 |  5.700 | -23.685 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (10.101 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.900 (P)   71.500 (P)
            Arrival:=  -22.185      -11.585

  Clock Gating Hold:+   -7.001
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.814
       Launch Clock:=  -11.585
          Data Path:+   92.500
              Slack:=   10.101
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75433/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      2 | 23.000 |  4.800 |  61.415 | 
     | cpu/stage1/regfile/n_239                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g74770/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL  |      2 |  9.800 | 11.500 |  72.915 | 
     | cpu/stage1/regfile/n_323                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72763/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL    |      1 | 22.400 |  8.000 |  80.915 | 
     | cpu/stage1/regfile/n_1602                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  6.500 |  0.100 |  80.915 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.800 | -22.185 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.500 |  5.500 | -22.185 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (11.823 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   60.500 (P)   71.500 (P)
            Arrival:=  -22.585      -11.585

  Clock Gating Hold:+   -4.623
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.792
       Launch Clock:=  -11.585
          Data Path:+   96.200
              Slack:=   11.823
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75960/Y                        |       | A->Y      |  F   | INVxp67_ASAP7_75t_SL   |      1 | 23.000 |  3.200 |  59.815 | 
     | cpu/stage1/regfile/n_188                           |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/g75442/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 |  8.200 |  9.000 |  68.815 | 
     | cpu/stage1/regfile/n_228                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g74765/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      2 | 15.300 | 10.100 |  78.915 | 
     | cpu/stage1/regfile/n_330                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72759/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL  |      1 |  5.200 |  5.700 |  84.615 | 
     | cpu/stage1/regfile/n_1620                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 | 10.100 |  0.100 |  84.615 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 21.200 | -50.985 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 18.300 | 28.400 | -22.585 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 20.400 |  5.100 | -22.585 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (12.716 ps) Clock Gating Hold Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[5]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   63.100 (P)   78.000 (P)
            Arrival:=  -19.985       -5.085

  Clock Gating Hold:+   -9.916
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   70.099
       Launch Clock:=   -5.085
          Data Path:+   87.900
              Slack:=   12.716
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |           Cell           | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                          |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+--------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)                |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                    |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM    |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                    |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM     |      6 | 13.900 | 29.300 | -27.185 | 
     | CTS_1                                              |       |           |  R   | (net)                    |      6 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL       |     32 | 29.600 | 22.100 |  -5.085 | 
     | _INST/GCLK                                         |       |           |      |                          |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                    |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[5]/Q                |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_SL     |     18 | 30.200 | 35.200 |  30.115 | 
     | cpu/stage2_inst[5]                                 |       |           |  R   | (net)                    |     18 |        |        |         | 
     | cpu/stage3/g62/Y                                   |       | B->Y      |  F   | NOR5xp2_ASAP7_75t_SL     |      1 | 18.300 |  8.400 |  38.515 | 
     | dcache_re                                          |       |           |  F   | (net)                    |      1 |        |        |         | 
     | mem/g31/Y                                          |       | A->Y      |  F   | OR5x1_ASAP7_75t_SL       |      2 |  9.000 | 25.500 |  64.015 | 
     | mem/n_317                                          |       |           |  F   | (net)                    |      2 |        |        |         | 
     | mem/dcache/g13695/Y                                |       | B->Y      |  R   | OAI21xp5_ASAP7_75t_SL    |      1 | 29.100 |  5.900 |  69.915 | 
     | mem/dcache/n_183                                   |       |           |  R   | (net)                    |      1 |        |        |         | 
     | mem/dcache/g13684/Y                                |       | C->Y      |  F   | A2O1A1Ixp33_ASAP7_75t_SL |      1 |  6.900 |  4.100 |  74.015 | 
     | mem/dcache/n_200                                   |       |           |  F   | (net)                    |      1 |        |        |         | 
     | mem/dcache/g13571/Y                                |       | A1->Y     |  F   | AO21x1_ASAP7_75t_SL      |      1 |  7.100 |  8.800 |  82.815 | 
     | mem/dcache/n_324                                   |       |           |  F   | (net)                    |      1 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | ENA       |  F   | ICGx1_ASAP7_75t_SRAM     |      1 |  4.700 |  0.100 |  82.815 | 
     | ENA                                                |       |           |      |                          |        |        |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 18.700 | -19.985 | 
     | CTS_2                                              |       |      |  R   | (net)                 |      2 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      2 | 14.500 |  0.800 | -19.985 | 
     | CLK                                                |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (13.066 ps) Clock Gating Hold Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[29]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   64.100 (P)   77.400 (P)
            Arrival:=  -18.985       -5.685

  Clock Gating Hold:+   -9.266
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   71.749
       Launch Clock:=   -5.685
          Data Path:+   90.500
              Slack:=   13.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.300 | -27.185 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.600 | 21.500 |  -5.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[29]/QN              |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 30.100 | 20.800 |  15.115 | 
     | cpu/stage2_inst[29]                                |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csrsel/g230/Y                           |       | C->Y      |  F   | NOR5xp2_ASAP7_75t_SL  |      1 |  7.500 | 18.700 |  33.815 | 
     | cpu/stage3/CSRSelect                               |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/g195/Y                              |       | B->Y      |  F   | OR2x2_ASAP7_75t_SL    |      1 | 31.800 | 13.700 |  47.515 | 
     | cpu/stage3/csr/n_33                                |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1440_n_33/Y                   |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      1 |  6.200 | 37.300 |  84.815 | 
     | cpu/stage3/csr/FE_PHN1440_n_33                     |       |           |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | ENA       |  F   | ICGx3_ASAP7_75t_SL    |      1 | 17.600 |  0.400 |  84.815 | 
     | NST/ENA                                            |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |      |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      2 | 15.000 |  1.800 | -18.985 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (14.100 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   55.100 (P)   71.500 (P)
            Arrival:=  -27.985      -11.585

  Clock Gating Hold:+   -6.700
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   65.315
       Launch Clock:=  -11.585
          Data Path:+   91.000
              Slack:=   14.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75433/Y                        |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      2 | 23.000 |  4.800 |  61.415 | 
     | cpu/stage1/regfile/n_239                           |       |           |  F   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g74766/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL  |      2 |  9.800 |  9.600 |  71.015 | 
     | cpu/stage1/regfile/n_329                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72750/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL    |      1 | 18.700 |  8.400 |  79.415 | 
     | cpu/stage1/regfile/n_1600                          |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL     |      1 |  7.000 |  0.200 |  79.415 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 20.300 | -51.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 18.200 | 23.900 | -27.985 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 17.100 |  1.400 | -27.985 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (16.176 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[11]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   50.000 (P)   71.400 (P)
            Arrival:=  -33.085      -11.685

  Clock Gating Hold:+   -7.476
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   59.439
       Launch Clock:=  -11.685
          Data Path:+   87.300
              Slack:=   16.176
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL    |     15 | 29.700 | 15.000 | -11.685 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[11]/QN              |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 | 19.800 | 26.200 |  14.515 | 
     | cpu/stage3_inst[11]                                |       |           |  F   | (net)                 |      5 |        |        |         | 
     | cpu/FE_PHC1398_stage3_inst_11/Y                    |       | A->Y      |  F   | BUFx4_ASAP7_75t_SRAM  |      4 | 18.300 | 24.400 |  38.915 | 
     | cpu/FE_PHN1398_stage3_inst_11                      |       |           |  F   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/FE_OFC539_stage3_inst_11/Y      |       | A->Y      |  F   | HB1xp67_ASAP7_75t_SL  |      8 | 12.500 | 19.200 |  58.115 | 
     | cpu/stage1/regfile/FE_OFN763_stage3_inst_11        |       |           |  F   | (net)                 |      8 |        |        |         | 
     | cpu/stage1/regfile/g73681/Y                        |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      2 | 25.400 | 10.500 |  68.615 | 
     | cpu/stage1/regfile/n_433                           |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage1/regfile/g72762/Y                        |       | A1->Y     |  R   | AO21x1_ASAP7_75t_SL   |      1 | 16.900 |  7.000 |  75.615 | 
     | cpu/stage1/regfile/n_1624                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | ENA       |  R   | ICGx1_ASAP7_75t_SL    |      1 |  4.700 |  0.000 |  75.615 | 
     | IC_INST/ENA                                        |       |           |      |                       |        |        |        |         | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 21.800 | -33.085 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      4 | 24.100 |  7.400 | -33.085 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (20.850 ps) Clock Gating Hold Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[10]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   50.400 (P)   71.500 (P)
            Arrival:=  -32.685      -11.585

  Clock Gating Hold:+   -4.350
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   62.965
       Launch Clock:=  -11.585
          Data Path:+   95.400
              Slack:=   20.850
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 29.800 | -26.685 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK->GCLK |  R   | ICGx2_ASAP7_75t_SL     |     15 | 29.700 | 15.100 | -11.585 | 
     | _INST/GCLK                                         |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                  |     15 |        |        |         | 
     | cpu/s2_to_s3_inst/register_reg[10]/Q               |       | CLK->Q    |  R   | DFFHQx4_ASAP7_75t_L    |      5 | 19.800 | 33.000 |  21.415 | 
     | cpu/stage3_inst[10]                                |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/FE_PHC1858_stage3_inst_10/Y                    |       | A->Y      |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  7.300 | 10.800 |  32.215 | 
     | cpu/FE_PHN1858_stage3_inst_10                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/FE_PHC1357_stage3_inst_10/Y                    |       | A->Y      |  R   | BUFx4_ASAP7_75t_SRAM   |      9 |  5.700 | 24.400 |  56.615 | 
     | cpu/FE_PHN1357_stage3_inst_10                      |       |           |  R   | (net)                  |      9 |        |        |         | 
     | cpu/stage1/regfile/g75960/Y                        |       | A->Y      |  F   | INVxp67_ASAP7_75t_SL   |      1 | 23.000 |  3.200 |  59.815 | 
     | cpu/stage1/regfile/n_188                           |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/g75442/Y                        |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL  |      4 |  8.200 |  9.000 |  68.815 | 
     | cpu/stage1/regfile/n_228                           |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/stage1/regfile/g74765/Y                        |       | A->Y      |  R   | OR2x2_ASAP7_75t_SL     |      2 | 15.300 | 10.100 |  78.915 | 
     | cpu/stage1/regfile/n_330                           |       |           |  R   | (net)                  |      2 |        |        |         | 
     | cpu/stage1/regfile/g72764/Y                        |       | A1->Y     |  F   | OAI21xp5_ASAP7_75t_SL  |      1 |  5.200 |  4.900 |  83.815 | 
     | cpu/stage1/regfile/n_1621                          |       |           |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | ENA       |  F   | ICGx1_ASAP7_75t_SL     |      1 |  8.300 |  0.100 |  83.815 | 
     | IC_INST/ENA                                        |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 22.200 | -32.685 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      4 | 24.200 |  7.800 | -32.685 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (61.439 ps) Clock Gating Hold Check with Pin mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   54.800 (P)   66.200 (P)
            Arrival:=  -28.285      -16.885

  Clock Gating Hold:+   -8.439
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   63.277
       Launch Clock:=  -16.885
          Data Path:+  141.600
              Slack:=   61.439
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      5 | 23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 13.900 | 23.900 | -32.585 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 24.500 | 15.700 | -16.885 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/STATE_reg[2]/QN                         |       | CLK->QN   |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 | 10.400 | 19.700 |   2.815 | 
     | mem/icache/STATE[2]                                |       |           |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/FE_PHC1762_STATE_2/Y                    |       | A->Y      |  R   | HB4xp67_ASAP7_75t_R    |      1 |  8.500 | 27.500 |  30.315 | 
     | mem/icache/FE_PHN1762_STATE_2                      |       |           |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/FE_PHC1351_STATE_2/Y                    |       | A->Y      |  R   | HB4xp67_ASAP7_75t_R    |      3 | 11.700 | 32.500 |  62.815 | 
     | mem/icache/FE_PHN1351_STATE_2                      |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/g9079/Y                                 |       | A->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      3 | 18.300 |  6.100 |  68.915 | 
     | mem/icache/n_103                                   |       |           |  F   | (net)                  |      3 |        |        |         | 
     | mem/icache/g8875/Y                                 |       | A3->Y     |  R   | AOI31xp33_ASAP7_75t_SL |      1 | 11.400 |  9.500 |  78.415 | 
     | mem/icache/n_172                                   |       |           |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/g8873/Y                                 |       | A->Y      |  F   | INVx1_ASAP7_75t_SL     |      1 | 12.100 |  2.900 |  81.315 | 
     | mem/icache/n_173                                   |       |           |  F   | (net)                  |      1 |        |        |         | 
     | mem/icache/g8836/Y                                 |       | B->Y      |  F   | OA21x2_ASAP7_75t_SL    |      1 |  5.600 |  6.600 |  87.915 | 
     | mem/icache/n_5234_BAR                              |       |           |  F   | (net)                  |      1 |        |        |         | 
     | mem/icache/g6622/Y                                 |       | B->Y      |  R   | OAI21xp5_ASAP7_75t_SL  |      1 |  4.000 |  3.600 |  91.515 | 
     | mem/icache/n_216                                   |       |           |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/FE_PHC1439_n_216/Y                      |       | A->Y      |  R   | HB4xp67_ASAP7_75t_R    |      2 |  5.500 | 28.500 | 120.015 | 
     | mem/icache/FE_PHN1439_n_216                        |       |           |  R   | (net)                  |      2 |        |        |         | 
     | mem/icache/g6621/Y                                 |       | B->Y      |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 14.100 |  4.700 | 124.715 | 
     | mem/icache/n_214                                   |       |           |  F   | (net)                  |      1 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | ENA       |  F   | ICGx1_ASAP7_75t_SRAM   |      1 |  7.900 |  0.100 | 124.715 | 
     | ENA                                                |       |           |      |                        |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 26.600 | -28.285 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      6 | 30.300 |  3.700 | -28.285 | 
     | CLK                                                |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (62.774 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   66.700 (P)   72.800 (P)
            Arrival:=  -16.385      -10.285

  Clock Gating Hold:+   -7.574
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   76.041
       Launch Clock:=  -10.285
          Data Path:+  149.100
              Slack:=   62.774
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 46.200 | 125.115 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s2_to_s3_pc/g213__4733/Y                       |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.300 | 13.700 | 138.815 | 
     | cpu/s2_to_s3_pc/n_34                               |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  29.800 |  0.000 | 138.815 | 
     | NST/ENA                                            |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 20.400 | -16.385 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      4 | 14.100 |  1.700 | -16.385 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (62.884 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   66.900 (P)   72.800 (P)
            Arrival:=  -16.185      -10.285

  Clock Gating Hold:+   -7.584
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   76.231
       Launch Clock:=  -10.285
          Data Path:+  149.400
              Slack:=   62.884
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 46.200 | 125.115 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s2_to_s3_alu/g213__7410/Y                      |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.300 | 14.000 | 139.115 | 
     | cpu/s2_to_s3_alu/n_34                              |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  30.000 |  0.100 | 139.115 | 
     | INST/ENA                                           |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 20.600 | -16.185 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      4 | 14.100 |  1.900 | -16.185 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (63.216 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   65.600 (P)   72.800 (P)
            Arrival:=  -17.485      -10.285

  Clock Gating Hold:+   -7.516
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   74.999
       Launch Clock:=  -10.285
          Data Path:+  148.500
              Slack:=   63.216
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 45.900 | 124.815 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s1_to_s2_rs1/g213__1881/Y                      |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.400 | 13.400 | 138.215 | 
     | cpu/s1_to_s2_rs1/n_34                              |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  29.500 |  0.000 | 138.215 | 
     | INST/ENA                                           |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 19.300 | -17.485 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      4 | 13.800 |  0.600 | -17.485 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (63.530 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   65.700 (P)   72.800 (P)
            Arrival:=  -17.385      -10.285

  Clock Gating Hold:+   -7.530
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   75.085
       Launch Clock:=  -10.285
          Data Path:+  148.900
              Slack:=   63.530
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 45.900 | 124.815 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s1_to_s2_pc/g213__1705/Y                       |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.400 | 13.800 | 138.615 | 
     | cpu/s1_to_s2_pc/n_34                               |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  29.800 |  0.100 | 138.615 | 
     | NST/ENA                                            |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 19.400 | -17.385 | 
     | cpu/CTS_2                                          |       |      |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      4 | 13.800 |  0.700 | -17.385 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (72.005 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   61.600 (P)   72.800 (P)
            Arrival:=  -21.485      -10.285

  Clock Gating Hold:+   -9.805
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.710
       Launch Clock:=  -10.285
          Data Path:+  151.000
              Slack:=   72.005
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 47.800 | 126.715 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s1_to_s2_inst/g213__5526/Y                     |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.600 | 14.000 | 140.715 | 
     | cpu/s1_to_s2_inst/n_35                             |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  29.800 |  0.100 | 140.715 | 
     | _INST/ENA                                          |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 33.400 | -21.485 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      6 | 37.000 | 10.500 | -21.485 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (72.639 ps) Clock Gating Hold Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   62.200 (P)   72.800 (P)
            Arrival:=  -20.885      -10.285

  Clock Gating Hold:+   -9.639
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   69.476
       Launch Clock:=  -10.285
          Data Path:+  152.400
              Slack:=   72.639
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 47.800 | 126.715 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s2_to_s3_inst/g128__6260/Y                     |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.600 | 15.400 | 142.115 | 
     | cpu/s2_to_s3_inst/n_19                             |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | ENA       |  R   | ICGx2_ASAP7_75t_SL    |      1 |  22.100 |  0.100 | 142.115 | 
     | _INST/ENA                                          |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 34.000 | -20.885 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC |       | CLK  |  R   | ICGx2_ASAP7_75t_SL    |      6 | 37.100 | 11.100 | -20.885 | 
     | _INST/CLK                                          |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (73.052 ps) Clock Gating Hold Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   52.800 (P)   72.800 (P)
            Arrival:=  -30.285      -10.285

  Clock Gating Hold:+   -9.252
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   60.463
       Launch Clock:=  -10.285
          Data Path:+  143.800
              Slack:=   73.052
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 40.500 | 119.415 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/stage1/pcreg/g189__1666/Y                      |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 102.500 | 14.100 | 133.515 | 
     | cpu/stage1/pcreg/n_35                              |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  28.700 |  0.100 | 133.515 | 
     | INST/ENA                                           |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      6 | 29.800 |  1.700 | -30.285 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (75.435 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   56.400 (P)   72.800 (P)
            Arrival:=  -26.685      -10.285

  Clock Gating Hold:+   -9.635
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   63.680
       Launch Clock:=  -10.285
          Data Path:+  149.400
              Slack:=   75.435
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 45.500 | 124.415 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s1_to_s2_rs2/g213__9315/Y                      |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.400 | 14.700 | 139.115 | 
     | cpu/s1_to_s2_rs2/n_35                              |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  30.800 |  0.100 | 139.115 | 
     | INST/ENA                                           |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 28.200 | -26.685 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      6 | 34.200 |  5.300 | -26.685 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (75.835 ps) Clock Gating Hold Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085      -83.085
        Net Latency:+   56.500 (P)   72.800 (P)
            Arrival:=  -26.585      -10.285

  Clock Gating Hold:+   -9.635
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   63.780
       Launch Clock:=  -10.285
          Data Path:+  149.900
              Slack:=   75.835
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+---------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |   4.100 | 10.200 | -72.885 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |         |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 |  23.200 | 16.400 | -56.485 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |         |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 |  13.900 | 15.300 | -41.185 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |         |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 |  14.800 | 16.900 | -24.285 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |         |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 |  11.800 | 14.000 | -10.285 | 
     | GCLK                                               |       |           |      |                       |        |         |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |         |        |         | 
     | mem/dcache/STATE_reg[0]/QN                         |       | CLK->QN   |  F   | DFFHQNx1_ASAP7_75t_SL |      5 |  12.300 | 25.500 |  15.215 | 
     | mem/dcache/STATE[0]                                |       |           |  F   | (net)                 |      5 |         |        |         | 
     | mem/dcache/FE_PHC1311_STATE_0/Y                    |       | A->Y      |  F   | HB4xp67_ASAP7_75t_R   |      6 |  18.500 | 45.300 |  60.515 | 
     | mem/dcache/FE_PHN1311_STATE_0                      |       |           |  F   | (net)                 |      6 |         |        |         | 
     | mem/dcache/g13976/Y                                |       | A->Y      |  R   | NOR2xp33_ASAP7_75t_SL |      1 |  26.600 | 18.400 |  78.915 | 
     | mem/d_stall_n                                      |       |           |  R   | (net)                 |      1 |         |        |         | 
     | mem/g20/Y                                          |       | A->Y      |  F   | NAND2x1_ASAP7_75t_SL  |     41 |  33.600 | 45.900 | 124.815 | 
     | stall                                              |       |           |  F   | (net)                 |     41 |         |        |         | 
     | cpu/s1_to_s2_imm/g213__2398/Y                      |       | B->Y      |  R   | NAND2xp5_ASAP7_75t_SL |      1 | 103.400 | 14.800 | 139.615 | 
     | cpu/s1_to_s2_imm/n_34                              |       |           |  R   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | ENA       |  R   | ICGx3_ASAP7_75t_SL    |      1 |  29.800 |  0.100 | 139.615 | 
     | INST/ENA                                           |       |           |      |                       |        |         |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 28.300 | -26.585 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_ |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      6 | 34.500 |  5.400 | -26.585 | 
     | INST/CLK                                           |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 

