CFG_BYPASS_ADDR,VAR_0
CFG_RSIF_FPBUFF_TIMEOUT_EN,VAR_1
CSR_MULTI_DPF0_ADDR,VAR_2
DEF_PAUSE_OFF_THRES,VAR_3
DEF_PAUSE_THRES,VAR_4
DEF_QUANTA,VAR_5
ENET_SPARE_CFG_REG_ADDR,VAR_6
MGMT_CLOCK_SEL_SET,FUNC_0
MII_MGMT_CONFIG_ADDR,VAR_7
MPA_IDLE_WITH_QMI_EMPTY,VAR_8
NORM_PAUSE_OPCODE,VAR_9
OFFSET_4,VAR_10
RESUME_RX0,VAR_11
RESUME_TX,VAR_12
RSIF_CONFIG_REG_ADDR,VAR_13
RXBUF_PAUSE_OFF_THRESH,VAR_14
RXBUF_PAUSE_THRESH,VAR_15
SG_RX_DV_GATE_REG_0_ADDR,VAR_16
XGENE_ENET1,VAR_17
XGENE_ENET2,VAR_18
XG_CFG_BYPASS_ADDR,VAR_19
XG_ENET_SPARE_CFG_REG_1_ADDR,VAR_20
XG_ENET_SPARE_CFG_REG_ADDR,VAR_21
XG_MCX_MULTI_DPF0_ADDR,VAR_22
XG_MCX_MULTI_DPF1_ADDR,VAR_23
XG_MCX_RX_DV_GATE_REG_0_ADDR,VAR_24
XG_RSIF_CONFIG_REG_ADDR,VAR_25
XG_RXBUF_PAUSE_THRESH,VAR_26
xgene_enet_rd_csr,FUNC_1
xgene_enet_rd_mac,FUNC_2
xgene_enet_rd_mcx_csr,FUNC_3
xgene_enet_wr_csr,FUNC_4
xgene_enet_wr_mac,FUNC_5
xgene_enet_wr_mcx_csr,FUNC_6
xgene_sgmac_flowctl_rx,FUNC_7
xgene_sgmac_flowctl_tx,FUNC_8
xgene_sgmac_reset,FUNC_9
xgene_sgmac_set_mac_addr,FUNC_10
xgene_sgmac_set_speed,FUNC_11
xgene_sgmii_enable_autoneg,FUNC_12
xgene_sgmac_init,FUNC_13
p,VAR_27
pause_thres_reg,VAR_28
pause_off_thres_reg,VAR_29
enet_spare_cfg_reg,VAR_30
rsif_config_reg,VAR_31
cfg_bypass_reg,VAR_32
rx_dv_gate_reg,VAR_33
data,VAR_34
data1,VAR_35
data2,VAR_36
offset,VAR_37
multi_dpf_reg,VAR_38
