
*** Running vivado
    with args -log blockdesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blockdesign_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source blockdesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.410 ; gain = 158.227
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1519.094 ; gain = 49.316
Command: link_design -top blockdesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_comunication_protocol_0_0/blockdesign_comunication_protocol_0_0.dcp' for cell 'blockdesign_i/comunication_protocol_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_encoder_4b5b_0_0/blockdesign_encoder_4b5b_0_0.dcp' for cell 'blockdesign_i/encoder_4b5b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_fifo_buffer_0_0/blockdesign_fifo_buffer_0_0.dcp' for cell 'blockdesign_i/fifo_buffer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_resetting_timer_0_0/blockdesign_resetting_timer_0_0.dcp' for cell 'blockdesign_i/resetting_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_test_modulator_0_0/blockdesign_test_modulator_0_0.dcp' for cell 'blockdesign_i/test_modulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.dcp' for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.dcp' for cell 'blockdesign_i/connection_embedded/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_rsa_encrypted_char_0/blockdesign_rsa_encrypted_char_0.dcp' for cell 'blockdesign_i/connection_embedded/rsa_data_ready_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.dcp' for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.dcp' for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.dcp' for cell 'blockdesign_i/connection_embedded/status_led_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.dcp' for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_xbar_0/blockdesign_xbar_0.dcp' for cell 'blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_auto_pc_0/blockdesign_auto_pc_0.dcp' for cell 'blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_0_0/blockdesign_clk_divider_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_hold_detector_0_0/blockdesign_hold_detector_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/hold_detector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_util_reduced_logic_0_0/blockdesign_util_reduced_logic_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_0_0/blockdesign_util_vector_logic_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_DeBounce_0_0/blockdesign_DeBounce_0_0.dcp' for cell 'blockdesign_i/module_keypad/DeBounce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_0_2/blockdesign_clk_divider_0_2.dcp' for cell 'blockdesign_i/module_keypad/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_keypad_0_1/blockdesign_keypad_0_1.dcp' for cell 'blockdesign_i/module_keypad/keypad_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1969.469 ; gain = 0.148
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.xdc] for cell 'blockdesign_i/connection_embedded/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.xdc] for cell 'blockdesign_i/connection_embedded/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0_board.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0_board.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0_board.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0_board.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_rsa_encrypted_char_0/blockdesign_rsa_encrypted_char_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_rsa_encrypted_char_0/blockdesign_rsa_encrypted_char_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_rsa_encrypted_char_0/blockdesign_rsa_encrypted_char_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_rsa_encrypted_char_0/blockdesign_rsa_encrypted_char_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0'
Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2137.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2137.273 ; gain = 618.180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2164.684 ; gain = 27.410

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7b13e52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.410 ; gain = 550.727

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 274978bb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 118 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2e3548696

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 231357b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 86 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_BUFG_inst to drive 32 load(s) on clock net blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2a4163c03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15ea8b3fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1595839a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              65  |             118  |                                              2  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               1  |              86  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3065.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e44b9c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 3065.289 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e44b9c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3065.289 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e44b9c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3065.289 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3065.289 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e44b9c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3065.289 ; gain = 928.016
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
Command: report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107dab1fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3065.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2991ab8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15c8d997b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15c8d997b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15c8d997b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aaf3acfa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1175d4d6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1175d4d6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20642c17f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 26 nets or LUTs. Breaked 0 LUT, combined 26 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3065.289 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13bd02081

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: abfed997

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 2 Global Placement | Checksum: abfed997

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 615ea8b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bceb190e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121467288

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12111afd9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8fb30337

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d45214f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13d5a5d1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13d5a5d1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f729b093

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.283 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22debb342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22debb342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f729b093

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.283. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d1960e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d1960e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1960e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d1960e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d1960e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3065.289 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e22ae744

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000
Ending Placer Task | Checksum: 1620fa1cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file blockdesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file blockdesign_wrapper_utilization_placed.rpt -pb blockdesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3065.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.664 . Memory (MB): peak = 3067.273 ; gain = 1.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 3081.738 ; gain = 14.465
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.705 . Memory (MB): peak = 3099.605 ; gain = 14.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de712d8f ConstDB: 0 ShapeSum: 839e743d RouteDB: 0
Post Restoration Checksum: NetGraph: 85f70573 | NumContArr: 11b242c0 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: b0b39de0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3211.961 ; gain = 99.266

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b0b39de0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3211.961 ; gain = 99.266

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b0b39de0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3211.961 ; gain = 99.266
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 162e7f1a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3224.266 ; gain = 111.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.445  | TNS=0.000  | WHS=-0.238 | THS=-62.165|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0042974 %
  Global Horizontal Routing Utilization  = 0.00287356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4009
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3992
  Number of Partially Routed Nets     = 17
  Number of Node Overlaps             = 14

Phase 2 Router Initialization | Checksum: eb4c3f27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: eb4c3f27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 3229.441 ; gain = 116.746
Phase 3 Initial Routing | Checksum: 21ea8d91c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b62b46f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1691dc488

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746
Phase 4 Rip-up And Reroute | Checksum: 1691dc488

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1691dc488

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1691dc488

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746
Phase 5 Delay and Skew Optimization | Checksum: 1691dc488

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d4420ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.443  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17eb8aa4a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746
Phase 6 Post Hold Fix | Checksum: 17eb8aa4a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.664906 %
  Global Horizontal Routing Utilization  = 0.757353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1284eff75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1284eff75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 123db950a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3229.441 ; gain = 116.746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.443  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 123db950a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3229.441 ; gain = 116.746
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 135fd2863

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3229.441 ; gain = 116.746

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3229.441 ; gain = 116.746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 3229.441 ; gain = 129.836
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
Command: report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
Command: report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blockdesign_wrapper_route_status.rpt -pb blockdesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file blockdesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blockdesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blockdesign_wrapper_bus_skew_routed.rpt -pb blockdesign_wrapper_bus_skew_routed.pb -rpx blockdesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 3270.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force blockdesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/encoder_4b5b_0/U0/NS is a gated clock net sourced by a combinational pin blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_2/O, cell blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg_i_2_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg_i_2/O, cell blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/test_modulator_0/U0/next_state is a gated clock net sourced by a combinational pin blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_2/O, cell blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blockdesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3823.672 ; gain = 553.293
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 20:42:07 2024...
