Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 22 15:16:19 2022
| Host         : linux-e4n3 running 64-bit openSUSE Leap 42.2
| Command      : report_timing_summary -max_paths 10 -file fpadd_system_timing_summary_routed.rpt -pb fpadd_system_timing_summary_routed.pb -rpx fpadd_system_timing_summary_routed.rpx -warn_on_violation
| Design       : fpadd_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.191        0.000                      0                   93        0.170        0.000                      0                   93        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.191        0.000                      0                   84        0.170        0.000                      0                   84        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.579        0.000                      0                    9        0.501        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/debounced_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.828ns (29.343%)  route 1.994ns (70.657%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.821     5.583    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  reset_antibounce_inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     6.039 r  reset_antibounce_inst/counter_reg[25]/Q
                         net (fo=2, routed)           0.881     6.920    reset_antibounce_inst/counter_reg[25]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  reset_antibounce_inst/debounced_reset_i_5/O
                         net (fo=1, routed)           0.806     7.850    reset_antibounce_inst/debounced_reset_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.974 r  reset_antibounce_inst/debounced_reset_i_2/O
                         net (fo=1, routed)           0.307     8.281    reset_antibounce_inst/debounced_reset_i_2_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  reset_antibounce_inst/debounced_reset_i_1/O
                         net (fo=1, routed)           0.000     8.405    reset_antibounce_inst/debounced_reset_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638    15.121    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
                         clock pessimism              0.433    15.554    
                         clock uncertainty           -0.035    15.519    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.077    15.596    reset_antibounce_inst/debounced_reset_reg
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.642ns (29.974%)  route 1.500ns (70.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.818     5.580    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.961     7.060    seven_segment_display_inst0/anodes_driving_inst/counter[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.539     7.722    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.642    15.125    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
                         clock pessimism              0.455    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    15.021    seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.642ns (29.974%)  route 1.500ns (70.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.818     5.580    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.961     7.060    seven_segment_display_inst0/anodes_driving_inst/counter[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.539     7.722    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.642    15.125    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                         clock pessimism              0.455    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    15.021    seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.642ns (29.974%)  route 1.500ns (70.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.818     5.580    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.961     7.060    seven_segment_display_inst0/anodes_driving_inst/counter[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.539     7.722    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.642    15.125    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/C
                         clock pessimism              0.455    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    15.021    seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.642ns (29.974%)  route 1.500ns (70.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.818     5.580    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.961     7.060    seven_segment_display_inst0/anodes_driving_inst/counter[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.539     7.722    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.642    15.125    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/C
                         clock pessimism              0.455    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    15.021    seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.148ns (81.441%)  route 0.489ns (18.559%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.816     5.578    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     6.034 r  reset_antibounce_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.515    reset_antibounce_inst/counter_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.189 r  reset_antibounce_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.189    reset_antibounce_inst/counter_reg[0]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  reset_antibounce_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.312    reset_antibounce_inst/counter_reg[4]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  reset_antibounce_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    reset_antibounce_inst/counter_reg[8]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  reset_antibounce_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    reset_antibounce_inst/counter_reg[12]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  reset_antibounce_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    reset_antibounce_inst/counter_reg[16]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  reset_antibounce_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    reset_antibounce_inst/counter_reg[20]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  reset_antibounce_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    reset_antibounce_inst/counter_reg[24]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.216 r  reset_antibounce_inst/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.216    reset_antibounce_inst/counter_reg[28]_i_1_n_6
    SLICE_X5Y30          FDRE                                         r  reset_antibounce_inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.644    15.127    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  reset_antibounce_inst/counter_reg[29]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.548    reset_antibounce_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.642ns (29.974%)  route 1.500ns (70.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.818     5.580    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.961     7.060    seven_segment_display_inst0/anodes_driving_inst/counter[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.539     7.722    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.642    15.125    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    15.094    seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.668ns (29.313%)  route 1.611ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.277     7.372    reset_antibounce_inst/debounced_reset
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.150     7.522 r  reset_antibounce_inst/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.333     7.855    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]_1
    SLICE_X2Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.641    15.124    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)       -0.235    15.248    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.037ns (80.625%)  route 0.489ns (19.375%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.816     5.578    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     6.034 r  reset_antibounce_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.515    reset_antibounce_inst/counter_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.189 r  reset_antibounce_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.189    reset_antibounce_inst/counter_reg[0]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  reset_antibounce_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.312    reset_antibounce_inst/counter_reg[4]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  reset_antibounce_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    reset_antibounce_inst/counter_reg[8]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  reset_antibounce_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    reset_antibounce_inst/counter_reg[12]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  reset_antibounce_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    reset_antibounce_inst/counter_reg[16]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  reset_antibounce_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    reset_antibounce_inst/counter_reg[20]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  reset_antibounce_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.882    reset_antibounce_inst/counter_reg[24]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.105 r  reset_antibounce_inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.105    reset_antibounce_inst/counter_reg[28]_i_1_n_7
    SLICE_X5Y30          FDRE                                         r  reset_antibounce_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.644    15.127    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  reset_antibounce_inst/counter_reg[28]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    15.548    reset_antibounce_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.816     5.578    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     6.034 r  reset_antibounce_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.515    reset_antibounce_inst/counter_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.189 r  reset_antibounce_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.189    reset_antibounce_inst/counter_reg[0]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  reset_antibounce_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.312    reset_antibounce_inst/counter_reg[4]_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  reset_antibounce_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    reset_antibounce_inst/counter_reg[8]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  reset_antibounce_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    reset_antibounce_inst/counter_reg[12]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  reset_antibounce_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    reset_antibounce_inst/counter_reg[16]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  reset_antibounce_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    reset_antibounce_inst/counter_reg[20]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.102 r  reset_antibounce_inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.102    reset_antibounce_inst/counter_reg[24]_i_1_n_6
    SLICE_X5Y29          FDRE                                         r  reset_antibounce_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.644    15.127    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  reset_antibounce_inst/counter_reg[25]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.062    15.548    reset_antibounce_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.613     1.560    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.125     1.826    seven_segment_display_inst0/anodes_driving_inst/counter[1]
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.048     1.874 r  seven_segment_display_inst0/anodes_driving_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seven_segment_display_inst0/anodes_driving_inst/counter[3]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.131     1.704    seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.613     1.560    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.125     1.826    seven_segment_display_inst0/anodes_driving_inst/counter[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  seven_segment_display_inst0/anodes_driving_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    seven_segment_display_inst0/anodes_driving_inst/counter[2]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.694    seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/debounced_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.448%)  route 0.183ns (49.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  reset_antibounce_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  reset_antibounce_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.183     1.881    reset_antibounce_inst/counter_reg[4]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  reset_antibounce_inst/debounced_reset_i_1/O
                         net (fo=1, routed)           0.000     1.926    reset_antibounce_inst/debounced_reset_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.070    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
                         clock pessimism             -0.480     1.590    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.120     1.710    reset_antibounce_inst/debounced_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.611     1.558    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     1.849    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]_0
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.048     1.897 r  seven_segment_display_inst1/anodes_driving_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    seven_segment_display_inst1/anodes_driving_inst/counter[1]_i_1__0_n_0
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.878     2.072    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/C
                         clock pessimism             -0.501     1.571    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.676    seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.611     1.558    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.129     1.850    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I3_O)        0.049     1.899 r  seven_segment_display_inst1/anodes_driving_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    seven_segment_display_inst1/anodes_driving_inst/counter[3]_i_1__0_n_0
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.878     2.072    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[3]/C
                         clock pessimism             -0.501     1.571    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.107     1.678    seven_segment_display_inst1/anodes_driving_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.611     1.558    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.129     1.850    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  seven_segment_display_inst1/anodes_driving_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    seven_segment_display_inst1/anodes_driving_inst/counter[2]_i_1__0_n_0
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.878     2.072    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[2]/C
                         clock pessimism             -0.501     1.571    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     1.663    seven_segment_display_inst1/anodes_driving_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.613     1.560    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.160     1.884    seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.929    seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_2_n_0
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/C
                         clock pessimism             -0.514     1.560    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.681    seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.611     1.558    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  reset_antibounce_inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.808    reset_antibounce_inst/counter_reg_n_0_[2]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.919 r  reset_antibounce_inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.919    reset_antibounce_inst/counter_reg[0]_i_2_n_5
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.877     2.071    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  reset_antibounce_inst/counter_reg[2]/C
                         clock pessimism             -0.513     1.558    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.105     1.663    reset_antibounce_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.611     1.558    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163     1.862    seven_segment_display_inst1/anodes_driving_inst/counter[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.907 r  seven_segment_display_inst1/anodes_driving_inst/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.907    seven_segment_display_inst1/anodes_driving_inst/counter[4]_i_2__0_n_0
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.878     2.072    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     1.650    seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.613     1.560    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  reset_antibounce_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  reset_antibounce_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.818    reset_antibounce_inst/counter_reg[19]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  reset_antibounce_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    reset_antibounce_inst/counter_reg[16]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  reset_antibounce_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     2.073    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  reset_antibounce_inst/counter_reg[19]/C
                         clock pessimism             -0.513     1.560    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.665    reset_antibounce_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    fpadd_mult_inst/first_stage_result_control_signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    fpadd_mult_inst/first_stage_result_control_signal_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    reset_antibounce_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    reset_antibounce_inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    reset_antibounce_inst/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    reset_antibounce_inst/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    reset_antibounce_inst/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    reset_antibounce_inst/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    reset_antibounce_inst/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    seven_segment_display_inst1/anodes_driving_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    seven_segment_display_inst1/anodes_driving_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    seven_segment_display_inst1/anodes_driving_inst/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.518ns (25.745%)  route 1.494ns (74.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.494     7.588    fpadd_mult_inst/debounced_reset
    SLICE_X6Y20          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.644    15.127    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.319    15.167    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.518ns (31.981%)  route 1.102ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.102     7.196    fpadd_mult_inst/debounced_reset
    SLICE_X7Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.643    15.126    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X7Y28          FDCE (Recov_fdce_C_CLR)     -0.405    15.119    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.518ns (31.981%)  route 1.102ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.102     7.196    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.643    15.126    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319    15.205    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.518ns (31.981%)  route 1.102ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.102     7.196    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.643    15.126    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319    15.205    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.518ns (31.981%)  route 1.102ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.102     7.196    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.643    15.126    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319    15.205    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.518ns (31.981%)  route 1.102ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.102     7.196    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.643    15.126    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319    15.205    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.518ns (32.755%)  route 1.063ns (67.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          1.063     7.158    fpadd_mult_inst/debounced_reset
    SLICE_X0Y20          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X0Y20          FDCE (Recov_fdce_C_CLR)     -0.319    15.168    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.055%)  route 0.808ns (60.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.808     6.903    fpadd_mult_inst/debounced_reset
    SLICE_X0Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.644    15.127    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.319    15.167    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.518ns (42.077%)  route 0.713ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.814     5.576    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.713     6.807    fpadd_mult_inst/debounced_reset
    SLICE_X0Y24          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639    15.122    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.319    15.162    fpadd_mult_inst/first_stage_result_control_signal_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.038%)  route 0.304ns (64.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.304     2.025    fpadd_mult_inst/debounced_reset
    SLICE_X0Y24          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.877     2.071    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg/C
                         clock pessimism             -0.480     1.591    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.067     1.524    fpadd_mult_inst/first_stage_result_control_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.583%)  route 0.324ns (66.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.324     2.045    fpadd_mult_inst/debounced_reset
    SLICE_X0Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.881     2.075    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2/C
                         clock pessimism             -0.480     1.595    
    SLICE_X0Y28          FDCE (Remov_fdce_C_CLR)     -0.067     1.528    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.952%)  route 0.423ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.423     2.144    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4/C
                         clock pessimism             -0.500     1.574    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.952%)  route 0.423ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.423     2.144    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5/C
                         clock pessimism             -0.500     1.574    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.952%)  route 0.423ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.423     2.144    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6/C
                         clock pessimism             -0.500     1.574    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.952%)  route 0.423ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.423     2.144    fpadd_mult_inst/debounced_reset
    SLICE_X6Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7/C
                         clock pessimism             -0.500     1.574    
    SLICE_X6Y28          FDCE (Remov_fdce_C_CLR)     -0.067     1.507    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.692%)  route 0.450ns (73.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.450     2.171    fpadd_mult_inst/debounced_reset
    SLICE_X0Y20          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.882     2.076    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica/C
                         clock pessimism             -0.480     1.596    
    SLICE_X0Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.529    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.952%)  route 0.423ns (72.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.423     2.144    fpadd_mult_inst/debounced_reset
    SLICE_X7Y28          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.880     2.074    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3/C
                         clock pessimism             -0.500     1.574    
    SLICE_X7Y28          FDCE (Remov_fdce_C_CLR)     -0.092     1.482    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 reset_antibounce_inst/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.243%)  route 0.608ns (78.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.610     1.557    reset_antibounce_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  reset_antibounce_inst/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  reset_antibounce_inst/debounced_reset_reg/Q
                         net (fo=22, routed)          0.608     2.329    fpadd_mult_inst/debounced_reset
    SLICE_X6Y20          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.881     2.075    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8/C
                         clock pessimism             -0.480     1.595    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.528    fpadd_mult_inst/first_stage_result_control_signal_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.801    





