set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TOOL_VERSION "18.1.2"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TOOL_VENDOR_NAME "Altera Corporation"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TOP_LEVEL_COMPONENT_NAME "cnn_sys"
set_global_assignment -library "kernel_system_cnn_sys" -name SOPCINFO_FILE [file join $::quartus(qip_path) "kernel_system_cnn_sys.sopcinfo"]
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name SLD_INFO "QSYS_NAME kernel_system_cnn_sys HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "kernel_system_cnn_sys" -name MISC_FILE [file join $::quartus(qip_path) "kernel_system_cnn_sys.cmp"]
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_TARGETED_DEVICE_FAMILY "Stratix 10"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_GENERATED_DEVICE_FAMILY "{Stratix 10}"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "kernel_system_cnn_sys" -name MISC_FILE [file join $::quartus(qip_path) "../kernel_system_cnn_sys.ip"]

set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_NAME "Y25uX3N5cw=="
set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_DISPLAY_NAME "Y25uX3N5cw=="
set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_VERSION "MTQuMA=="
set_global_assignment -entity "cnn_sys" -library "cnn_sys_140" -name IP_COMPONENT_GROUP "QWNjZWxlcmF0b3Jz"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_NAME "a2VybmVsX3N5c3RlbV9jbm5fc3lz"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::U3RyYXRpeCAxMA==::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MVNYMjgwSE4yRjQzRTJWRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Mg==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX0NMT0NLX1JBVEU=::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX0NMT0NLX0RPTUFJTg==::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVDJYX1JFU0VUX0RPTUFJTg==::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1fTUVNX0dNRU0wX0REUl9QT1JUXzBfMF9SV19BRERSRVNTX1dJRFRI::LTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1fTUVNX0dNRU0wX0REUl9QT1JUXzFfMF9SV19BRERSRVNTX1dJRFRI::LTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1fTUVNX0dNRU0wX0REUl9QT1JUXzJfMF9SV19BRERSRVNTX1dJRFRI::LTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "kernel_system_cnn_sys" -library "kernel_system_cnn_sys" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1fTUVNX0dNRU0wX0REUl9QT1JUXzNfMF9SV19BRERSRVNTX1dJRFRI::LTE=::QXV0byBBRERSRVNTX1dJRFRI"


set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_reset_handler.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_work_group_dispatcher.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_kernel_finish_detector.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_multistage_accumulator.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_fanout_pipeline.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_id_iterator.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_work_item_iterator.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_multistage_adder.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_shift_register.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_fifo.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_scfifo_wrapped.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ecc_encoder.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ecc_decoder.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ecc.svh"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_sys.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/dspba_library_ver.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_data_fifo.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ll_fifo.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_staging_reg.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/hld_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_mid_speed_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/hld_fifo_zero_width.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_high_speed_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_low_latency_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_zero_latency_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_lfsr.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_pop.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_dspba_buffer.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ffwdsrc.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_full_detector.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_fast_pipeline.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_push.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_token_fifo_counter.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_admit_one.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_pipeline.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_top.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_permute_address.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_pipelined.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_enabled.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_simple.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_streaming.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_burst_master.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_read_cache.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_atomic.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_prefetch_block.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_toggle_detect.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_debug_mem.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_loop_limiter.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_profiler.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_clock2x_holder.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_function_wrapper.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_function.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B0_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B0_merge_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_throttle_i1_throttle_pop_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_throttle_i1_throttle_pop_0_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_entry_s_c0_enter_cnn3.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_entry_s_c0_exit_cnn40.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_entry_A000000Z_cnn39_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_entry_s_c0_exit_cnn2667_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_entry_s_c0_enter_cnn4.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_1_cnn22.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_2_cnn25.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_3_cnn28.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_4_cnn31.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_5_cnn34.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_6_cnn37.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_i32_tc_sync_buffer_15.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_i32_tm_sync_buffer_11.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_i32_tr_sync_buffer_7.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B0_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B0_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B1_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B1_merge_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter774_cnn52.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit775_cnn106.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn105_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z75_cnn2671_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond1_preheader_s_c0_enter774_cnn53.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv23_80.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next169362_64.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next169564_61.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next169965_57.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_unnamed_11_cnn68.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_16_cnn99.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_17_cnn102.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_12_cnn87.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_13_cnn90.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_14_cnn93.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i65_unnamed_15_cnn96.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c1_in_for_cond1_preheader_s_c1_enter1_cnn42.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Zader_s_c1_exit_cnn50.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z_cnn49_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Zit_cnn2669_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c1_in_for_cond1_preheader_s_c1_enter1_cnn43.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_9_cnn47.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B1_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B1_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B10.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B10_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B10_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B10_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B11.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B11_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_inc97_loopexit_s_c0_enter926_cnn2543.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Zs_c0_exit928_cnn2582.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Znn2581_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Z28_cnn2693_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_inc97_loopexit_s_c0_enter926_cnn2544.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_add3153_2547.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv9824_2565.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv9825_2558.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv9826_2551.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv167149_2554.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv1673_replace_phi52_2561.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv167648_2568.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_177_cnn2572.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_178_cnn2575.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_179_cnn2578.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B11_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B11_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B12.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B12_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_inc101_s_c0_enter930_cnn2584.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inc101_s_c0_exit932_cnn2622.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Znn2621_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Z32_cnn2695_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_inc101_s_c0_enter930_cnn2585.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_cmp1847_2609.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv1628_2602.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv1629_2595.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv1630_2588.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv168143_2591.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv1683_replace_phi46_2598.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv168742_2605.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_181_cnn2612.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_182_cnn2615.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_183_cnn2618.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B12_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B12_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B13.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B13_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_inc105_s_c0_enter934_cnn2624.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inc105_s_c0_exit936_cnn2662.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Znn2661_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_inA000000Z36_cnn2697_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_inc105_s_c0_enter934_cnn2625.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_cmp839_2649.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv20_2642.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv21_2635.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv22_2628.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv169235_2631.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv1694_replace_phi38_2638.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv169834_2645.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_185_cnn2652.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_186_cnn2655.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_187_cnn2658.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B13_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B13_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B14.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B14_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_token_i1_throttle_push_2665.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_token_i1_throttle_push_2664_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B14_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B14_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B2.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B2_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B2_merge_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter782_cnn119.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit786_cnn177.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn176_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z86_cnn2675_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond4_preheader_s_c0_enter782_cnn120.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_cmp126241_154.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv1631_147.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next168258_131.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next168460_128.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next168861_124.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_unnamed_20_cnn135.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_25_cnn170.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_26_cnn173.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_21_cnn158.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_22_cnn161.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_23_cnn164.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i65_unnamed_24_cnn167.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c1_in_for_cond4_preheader_s_c1_enter7772_cnn109.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z_s_c1_exit779_cnn117.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Zcnn116_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z79_cnn2673_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c1_in_for_cond4_preheader_s_c1_enter7772_cnn110.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_18_cnn114.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B2_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B2_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B3.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B3_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B3_merge_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter794_cnn190.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit798_cnn447.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn446_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z98_cnn2679_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond7_preheader_s_c0_enter794_cnn191.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_30_cnn225.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_conv9827_218.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next167254_202.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next167456_199.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_fpgaindvars_iv_next167757_195.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_unnamed_29_cnn206.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_100_cnn437.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_101_cnn440.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_102_cnn443.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_36_cnn245.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_37_cnn248.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_38_cnn251.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_39_cnn254.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_40_cnn257.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_41_cnn260.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_42_cnn263.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_43_cnn266.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_44_cnn269.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_45_cnn272.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_46_cnn275.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_47_cnn278.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_48_cnn281.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_49_cnn284.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_50_cnn287.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_51_cnn290.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_52_cnn293.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_53_cnn296.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_54_cnn299.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_55_cnn302.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_56_cnn305.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_57_cnn308.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_58_cnn311.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_59_cnn314.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_60_cnn317.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_61_cnn320.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_62_cnn323.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_63_cnn326.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_64_cnn329.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_65_cnn332.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_66_cnn335.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_67_cnn338.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_68_cnn341.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_69_cnn344.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_70_cnn347.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_71_cnn350.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_72_cnn353.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_73_cnn356.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_74_cnn359.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_75_cnn362.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_76_cnn365.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_77_cnn368.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_78_cnn371.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_79_cnn374.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_80_cnn377.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_81_cnn380.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_82_cnn383.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_83_cnn386.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_84_cnn389.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_85_cnn392.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_86_cnn395.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_87_cnn398.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_88_cnn401.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_89_cnn404.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_90_cnn407.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_91_cnn410.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_92_cnn413.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_93_cnn416.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_94_cnn419.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_95_cnn422.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_96_cnn425.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_97_cnn428.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_98_cnn431.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i1_unnamed_99_cnn434.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_31_cnn230.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_32_cnn233.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_33_cnn236.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_35_cnn242.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i65_unnamed_34_cnn239.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c1_in_for_cond7_preheader_s_c1_enter7893_cnn180.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z_s_c1_exit791_cnn188.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Zcnn187_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z91_cnn2677_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c1_in_for_cond7_preheader_s_c1_enter7893_cnn181.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_source_i64_unnamed_27_cnn185.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B3_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B3_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B4.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B4_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond15_preheader_s_c0_enter8025_cnn453.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit806_cnn519.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn518_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z06_cnn2681_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond15_preheader_s_c0_enter8025_cnn454.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_cmp126240_487.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_roo_06837_477.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i65_unnamed_103_cnn471.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_forked_b4_forked_cnn458.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going76_464.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notexitcond77_492.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B4_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B4_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B5.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B5_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond29_preheader_s_c0_enter8127_cnn528.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit824_cnn609.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn608_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z24_cnn2683_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond29_preheader_s_c0_enter8127_cnn529.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_105_cnn562.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_coo_06745_553.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i65_unnamed_104_cnn547.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_forked_b5_forked_cnn534.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going72_540.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notexitcond73_571.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B5_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B5_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B6.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B6_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond43_preheader_s_c0_enter8399_cnn620.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z_s_c0_exit856_cnn720.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zcnn719_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z56_cnn2685_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond43_preheader_s_c0_enter8399_cnn621.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_107_cnn661.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i64_too_06551_646.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i65_unnamed_106_cnn640.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_forked_b6_forked_cnn627.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going68_633.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notexitcond69_668.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_weights_sync_buffer_654.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B6_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B6_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B7.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B7_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B7_merge_reg.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_10_cnn1501.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_10_cnn10.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_11_cnn1504.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_11_cnn11.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_12_cnn1507.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_12_cnn12.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_13_cnn1510.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_13_cnn13.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_14_cnn1513.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_14_cnn14.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_15_cnn1516.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_15_cnn15.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_16_cnn1519.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_16_cnn16.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_17_cnn1522.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_17_cnn17.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_18_cnn1525.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_18_cnn18.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_19_cnn1528.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_19_cnn19.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_1_cnn1474.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_1_cnn1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_20_cnn1531.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_20_cnn20.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_21_cnn1534.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_21_cnn21.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_22_cnn1537.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_22_cnn22.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_23_cnn1540.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_23_cnn23.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_24_cnn1543.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_24_cnn24.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_25_cnn1546.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_25_cnn25.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_26_cnn1549.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_26_cnn26.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_27_cnn1552.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_27_cnn27.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_28_cnn1555.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_28_cnn28.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_29_cnn1558.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_29_cnn29.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_2_cnn1477.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_2_cnn2.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_30_cnn1561.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_30_cnn30.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_31_cnn1564.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_31_cnn31.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_32_cnn1567.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_32_cnn32.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_33_cnn1570.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_33_cnn33.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_34_cnn1573.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_34_cnn34.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_35_cnn1576.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_35_cnn35.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_36_cnn1579.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_36_cnn36.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_37_cnn1582.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_37_cnn37.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_38_cnn1585.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_38_cnn38.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_39_cnn1588.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_39_cnn39.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_3_cnn1480.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_3_cnn3.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_40_cnn1591.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_40_cnn40.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_41_cnn1594.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_41_cnn41.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_42_cnn1597.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_42_cnn42.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_43_cnn1600.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_43_cnn43.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_44_cnn1603.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_44_cnn44.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_45_cnn1606.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_45_cnn45.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_46_cnn1609.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_46_cnn46.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_47_cnn1612.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_47_cnn47.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_48_cnn1615.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_48_cnn48.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_49_cnn1618.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_49_cnn49.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_4_cnn1483.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_4_cnn4.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_50_cnn1621.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_50_cnn50.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_51_cnn1624.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_51_cnn51.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_52_cnn1627.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_52_cnn52.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_53_cnn1630.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_53_cnn53.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_54_cnn1633.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_54_cnn54.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_55_cnn1636.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_55_cnn55.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_56_cnn1639.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_56_cnn56.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_57_cnn1642.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_57_cnn57.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_58_cnn1645.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_58_cnn58.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_59_cnn1648.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_59_cnn59.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_5_cnn1486.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_5_cnn5.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_60_cnn1651.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_60_cnn60.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_61_cnn1654.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_61_cnn61.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_62_cnn1657.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_62_cnn62.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_63_cnn1660.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_63_cnn63.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_6_cnn1489.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_6_cnn6.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_7_cnn1492.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_7_cnn7.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_8_cnn1495.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_8_cnn8.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_9_cnn1498.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_9_cnn9.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_cond47_preheader_s_c0_enter87510_cnn723.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zs_c0_exit897_cnn1468.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Znn1467_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z97_cnn2687_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_cond47_preheader_s_c0_enter87510_cnn724.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_108_cnn769.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_109_cnn778.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_110_cnn786.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_111_cnn794.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_112_cnn802.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_113_cnn817.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_114_cnn825.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_115_cnn833.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_116_cnn841.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_117_cnn856.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_118_cnn864.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_119_cnn872.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_120_cnn880.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_121_cnn895.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_122_cnn903.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_123_cnn911.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_124_cnn919.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_125_cnn934.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_126_cnn942.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_127_cnn950.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_128_cnn958.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_129_cnn973.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_130_cnn981.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_131_cnn989.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_132_cnn997.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_133_cnn1012.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_134_cnn1020.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_135_cnn1028.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_136_cnn1036.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_137_cnn1051.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_138_cnn1059.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_139_cnn1067.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_140_cnn1075.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_141_cnn1090.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_142_cnn1098.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_143_cnn1106.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_144_cnn1114.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_145_cnn1129.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_146_cnn1137.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_147_cnn1145.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_148_cnn1153.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_149_cnn1168.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_150_cnn1176.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_151_cnn1184.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_152_cnn1192.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_153_cnn1207.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_154_cnn1215.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_155_cnn1223.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_156_cnn1231.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_157_cnn1246.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_158_cnn1254.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_159_cnn1262.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_160_cnn1270.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_161_cnn1285.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_162_cnn1293.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_163_cnn1301.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_164_cnn1309.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_165_cnn1324.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_166_cnn1332.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_167_cnn1340.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_168_cnn1348.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_169_cnn1363.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_170_cnn1371.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_171_cnn1379.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_172_cnn1387.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_173_cnn1397.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going_730.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i1_notcmp67110_pop45_1461.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i1_notcmp71106_pop42_1449.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i1_notcmp75102_pop40_1443.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i4_fpgaindvars_iv_pop32_1391.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_add1788_pop36_1431.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_add3193_pop37_1437.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_add82_pop35_1425.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_col_060_replace_phi104_pop41_772.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_mul8599_pop39_739.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_row_063_replace_phi96_pop38_733.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_ti_055_pop34_750.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_i64_to_058_replace_phi108_pop43_1455.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_p1f32_add_ptr109_pop44_755.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notcmp67110_push45_1464.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notcmp71106_push42_1452.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notcmp75102_push40_1446.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i1_notexitcond_1422.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i4_fpgaindvars_iv_push32_1418.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_add1788_push36_1434.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_add3193_push37_1440.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_add82_push35_1428.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_col_060_replace_phi104_push41_1406.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_mul8599_push39_1409.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_row_063_replace_phi96_push38_1412.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_ti_055_push34_1415.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_i64_to_058_replace_phi108_push43_1458.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_p1f32_add_ptr109_push44_1403.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer10_1002.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer11_1041.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer12_1080.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer13_1119.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer14_1158.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer15_1197.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer16_1236.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer17_1275.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer18_1314.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer19_1353.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer5_807.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer6_846.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer7_885.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer8_924.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer9_963.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_input_sync_buffer_761.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_cacA000000Zfpgaunique_0_cnn1471.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_0_cnn0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_64_cnn1663.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_readdata_reg_memcoalesce_load_fpgaunique_64_cnn64.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c1_in_for_cond47_preheader_s_c1_enter911_cnn1666.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Zs_c1_exit913_cnn2513.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Znn2512_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c1_out_for_coA000000Z13_cnn2689_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c1_in_for_cond47_preheader_s_c1_enter911_cnn1667.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pop_f32_running_sum_056_pop33_1673.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_push_f32_running_sum_056_push33_2509.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000000Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000001Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000002Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000003Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000004Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000005Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000006Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000007Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000008Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000009Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000010Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000011Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000012Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000013Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000014Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000015Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000016Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000017Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000018Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000019Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000020Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000021Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000022Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000023Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000024Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000025Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000026Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000027Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000028Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000029Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000030Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000031Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000032Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000033Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000034Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000035Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000036Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000037Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000038Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000039Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000040Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000041Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000042Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000043Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000044Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000045Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000046Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000047Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000048Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000049Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000050Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000051Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000052Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000053Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000054Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000055Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000056Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000057Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000058Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000059Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000060Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000061Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000062Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000063Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000064Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000065Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000066Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000067Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000068Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000069Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000070Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000071Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000072Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000073Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000074Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000075Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000076Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000077Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000078Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000079Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000080Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000081Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000082Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000083Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000084Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000085Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000086Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000087Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000088Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000089Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000090Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000091Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000092Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000093Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000094Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000095Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000096Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000097Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000098Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000099Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000100Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000101Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000102Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000103Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000104Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000105Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000106Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000107Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000108Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000109Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000110Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000111Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000112Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000113Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000114Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000115Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000116Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000117Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000118Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000119Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000120Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000121Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000122Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000123Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000124Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000125Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000126Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000127Z6oq3cd5co20cp06c0ouz.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B7_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B7_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B8.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B8_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_store_burst_coalesced_isA000000Z_unnamed_175_cnn2541.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_s_c0_in_for_end80_s_c0_enter917_cnn2518.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_end80_s_c0_exit923_cnn2538.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_enA000000Znn2537_full_detector.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sfc_exit_s_c0_out_for_enA000000Z23_cnn2691_data_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_sfc_logic_s_c0_in_for_end80_s_c0_enter917_cnn2519.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_ffwd_dest_i1_unnamed_174_cnn2534.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_sync_buffer_p1f32_output_sync_buffer_2525.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B8_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B8_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B9.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B9_stall_region.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B9_branch.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_B9_merge.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going_729_sr.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_i_llvm_fpga_pipeline_keep_going_729_valid_fifo.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_loop_limiter_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_loop_limiter_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_loop_limiter_2.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B10_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B11_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B12_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B13_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B14_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B1_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B1_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B2_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B2_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B3_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B3_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B4_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B5_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B6_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B7_sr_1.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B8_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_bb_B9_sr_0.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cnn_function_cra_slave.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_start_signal_chain_element.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_avm_to_ic.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_master_endpoint.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_arb_intf.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_intf.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_slave_endpoint.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_slave_rrp.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_slave_wrp.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_arb2.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_mem_router_reorder.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_address_to_bankaddress.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_ic_to_avm.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_profiler_extmem.v"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cra_ring_node.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cra_ring_root.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/cra_ring_rom.sv"]
set_global_assignment -library "cnn_sys_140" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "cnn_sys_140/synth/acl_rom_module.v"]
set_global_assignment -library "kernel_system_cnn_sys" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/kernel_system_cnn_sys.v"]

