[{"DBLP title": "Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins.", "DBLP authors": ["David E. Shaw"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771773", "OA papers": [{"PaperId": "https://openalex.org/W2096035200", "PaperTitle": "Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"D. E. Shaw Research": 1.0}, "Authors": ["David E. Shaw"]}]}, {"DBLP title": "Temporal instruction fetch streaming.", "DBLP authors": ["Michael Ferdman", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771774", "OA papers": [{"PaperId": "https://openalex.org/W2120974992", "PaperTitle": "Temporal instruction fetch streaming", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Carnegie Mellon University": 2.0, "University of Michigan\u2013Ann Arbor": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of Toronto": 1.0}, "Authors": ["Michael Ferdman", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"]}]}, {"DBLP title": "A distributed processor state management architecture for large-window processors.", "DBLP authors": ["Isidro Gonzalez", "Marco Galluzzi", "Alexander V. Veidenbaum", "Marco Antonio Ram\u00edrez", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771775", "OA papers": [{"PaperId": "https://openalex.org/W2146655423", "PaperTitle": "A distributed processor state management architecture for large-window processors", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Department of Computer Architecture, UPC, Barcelona, Spain#TAB#": 3.0, "University of California, Irvine": 1.0, "Center for Computing Research, IPN, M\u00e9xico City, M\u00e9xico": 1.0, "Department of Computer Architecture, BSC - CNS, Barcelona, Spain": 1.0}, "Authors": ["Isidro Gonzalez", "Marco Galluzzi", "Alexander V. Veidenbaum", "Marco A. Ram\u00edrez", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "Strategies for mapping dataflow blocks to distributed hardware.", "DBLP authors": ["Behnam Robatmili", "Katherine E. Coons", "Doug Burger", "Kathryn S. McKinley"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771776", "OA papers": [{"PaperId": "https://openalex.org/W2156403869", "PaperTitle": "Strategies for mapping dataflow blocks to distributed hardware", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Austin": 3.0, "Microsoft (United States)": 1.0}, "Authors": ["Behnam Robatmili", "Katherine E. Coons", "Doug Burger", "Kathryn S. McKinley"]}]}, {"DBLP title": "Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence.", "DBLP authors": ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771777", "OA papers": [{"PaperId": "https://openalex.org/W2146330566", "PaperTitle": "Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Princeton University": 1.0}, "Authors": ["N.D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"]}]}, {"DBLP title": "Token tenure: PATCHing token counting using directory-based cache coherence.", "DBLP authors": ["Arun Raghavan", "Colin Blundell", "Milo M. K. Martin"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771778", "OA papers": [{"PaperId": "https://openalex.org/W2134022882", "PaperTitle": "Token tenure: PATCHing token counting using directory-based cache coherence", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Arun Raghavan", "Colin Blundell", "Milo M. K. Martin"]}]}, {"DBLP title": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771779", "OA papers": [{"PaperId": "https://openalex.org/W2149003795", "PaperTitle": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Xi Chen", "Tor M. Aamodt"]}]}, {"DBLP title": "Implementing high availability memory with a duplication cache.", "DBLP authors": ["Nidhi Aggarwal", "James E. Smith", "Kewal K. Saluja", "Norman P. Jouppi", "Parthasarathy Ranganathan"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771780", "OA papers": [{"PaperId": "https://openalex.org/W2121563828", "PaperTitle": "Implementing high availability memory with a duplication cache", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Nidhi Aggarwal", "James A Smith", "Kewal K. Saluja", "Norman P. Jouppi", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "A novel cache architecture with enhanced performance and security.", "DBLP authors": ["Zhenghong Wang", "Ruby B. Lee"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771781", "OA papers": [{"PaperId": "https://openalex.org/W2106728965", "PaperTitle": "A novel cache architecture with enhanced performance and security", "Year": 2008, "CitationCount": 159, "EstimatedCitation": 159, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Zhenghong Wang", "Ruby B. Lee"]}]}, {"DBLP title": "A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags.", "DBLP authors": ["Mohit Tiwari", "Banit Agrawal", "Shashidhar Mysore", "Jonathan Valamehr", "Timothy Sherwood"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771782", "OA papers": [{"PaperId": "https://openalex.org/W2167617421", "PaperTitle": "A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Mohit Tiwari", "Banit Agrawal", "Shashidhar Mysore", "Jonathan Valamehr", "Timothy Sherwood"]}]}, {"DBLP title": "SHARK: Architectural support for autonomic protection against stealth by rootkit exploits.", "DBLP authors": ["Vikas R. Vasisht", "Hsien-Hsin S. Lee"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771783", "OA papers": [{"PaperId": "https://openalex.org/W3151341281", "PaperTitle": "SHARK: Architectural support for autonomic protection against stealth by rootkit exploits", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Vasisht", "Lee"]}]}, {"DBLP title": "Testudo: Heavyweight security analysis via statistical sampling.", "DBLP authors": ["Joseph L. Greathouse", "Ilya Wagner", "David A. Ramos", "Gautam Bhatnagar", "Todd M. Austin", "Valeria Bertacco", "Seth Pettie"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771784", "OA papers": [{"PaperId": "https://openalex.org/W2110792065", "PaperTitle": "Testudo: Heavyweight security analysis via statistical sampling", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0}, "Authors": ["Joseph L. Greathouse", "Ilya Wagner", "David A. Ramos", "Gautam Bhatnagar", "Todd Austin", "Valeria Bertacco", "Seth Pettie"]}]}, {"DBLP title": "Facelift: Hiding and slowing down aging in multicores.", "DBLP authors": ["Abhishek Tiwari", "Josep Torrellas"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771785", "OA papers": [{"PaperId": "https://openalex.org/W2104114347", "PaperTitle": "Facelift: Hiding and slowing down aging in multicores", "Year": 2008, "CitationCount": 222, "EstimatedCitation": 222, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Abhishek Kumar Tiwari", "Josep Torrellas"]}]}, {"DBLP title": "The StageNet fabric for constructing resilient multicore systems.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason A. Blome", "Scott A. Mahlke"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771786", "OA papers": [{"PaperId": "https://openalex.org/W2114626867", "PaperTitle": "The StageNet fabric for constructing resilient multicore systems", "Year": 2008, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason Blome", "Scott Mahlke"]}]}, {"DBLP title": "From SODA to scotch: The evolution of a wireless baseband processor.", "DBLP authors": ["Mark Woh", "Yuan Lin", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Richard Bruce", "Danny Kershaw", "Alastair Reid", "Mladen Wilder", "Kriszti\u00e1n Flautner"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771787", "OA papers": [{"PaperId": "https://openalex.org/W2131783928", "PaperTitle": "From SODA to scotch: The evolution of a wireless baseband processor", "Year": 2008, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0, "Arizona State University": 1.0, "ARM (United Kingdom)": 5.0}, "Authors": ["Mark Woh", "Yuan Lin", "Sangwon Seo", "Scott Mahlke", "Trevor Mudge", "Chaitali Chakrabarti", "Richard C. Bruce", "Danny Kershaw", "Alastair Reid", "Mladen Wilder", "Krisztian Flautner"]}]}, {"DBLP title": "Tradeoffs in designing accelerator architectures for visual computing.", "DBLP authors": ["Aqeel Mahesri", "Daniel R. Johnson", "Neal Clayton Crago", "Sanjay J. Patel"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771788", "OA papers": [{"PaperId": "https://openalex.org/W2099135670", "PaperTitle": "Tradeoffs in designing accelerator architectures for visual computing", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Aqeel Mahesri", "Daniel Johnson", "Neal Crago", "Sanjay R. Patel"]}]}, {"DBLP title": "Toward a multicore architecture for real-time ray-tracing.", "DBLP authors": ["Venkatraman Govindaraju", "Peter Djeu", "Karthikeyan Sankaralingam", "Mary K. Vernon", "William R. Mark"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771789", "OA papers": [{"PaperId": "https://openalex.org/W2157300467", "PaperTitle": "Toward a multicore architecture for real-time ray-tracing", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "The University of Texas at Austin": 2.0}, "Authors": ["Venkatraman Govindaraju", "Peter Djeu", "Karthikeyan Sankaralingam", "Mary K. Vernon", "William R. Mark"]}]}, {"DBLP title": "Power to the people: Leveraging human physiological traits to control microprocessor frequency.", "DBLP authors": ["Alex Shye", "Yan Pan", "Benjamin Scholbrock", "J. Scott Miller", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771790", "OA papers": [{"PaperId": "https://openalex.org/W3150228538", "PaperTitle": "Power to the people: Leveraging human physiological traits to control microprocessor frequency", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Shye", "Pan", "Scholbrock", "Miller", "Memik", "Dinda", "Dick"]}]}, {"DBLP title": "Prefetch-Aware DRAM Controllers.", "DBLP authors": ["Chang Joo Lee", "Onur Mutlu", "Veynu Narasiman", "Yale N. Patt"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771791", "OA papers": [{"PaperId": "https://openalex.org/W2165284728", "PaperTitle": "Prefetch-Aware DRAM Controllers", "Year": 2008, "CitationCount": 150, "EstimatedCitation": 150, "Affiliations": {"The University of Texas at Austin": 3.0, "Microsoft (United States)": 0.5, "Carnegie Mellon University": 0.5}, "Authors": ["Changhoon Lee", "Onur Mutlu", "Veynu Narasiman", "Yale N. Patt"]}]}, {"DBLP title": "Mini-rank: Adaptive DRAM architecture for improving memory power efficiency.", "DBLP authors": ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Eugene Gorbatov", "Howard David", "Zhichun Zhu"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771792", "OA papers": [{"PaperId": "https://openalex.org/W2129513794", "PaperTitle": "Mini-rank: Adaptive DRAM architecture for improving memory power efficiency", "Year": 2008, "CitationCount": 217, "EstimatedCitation": 217, "Affiliations": {"University of Illinois at Chicago": 2.0, "Iowa State University": 2.0, "Intel (United States)": 2.0}, "Authors": ["Zheng Hongzhong", "Jun Lin", "Zhao Zhang", "Eugene Gorbatov", "Howard S. David", "Zhichun Zhu"]}]}, {"DBLP title": "Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency.", "DBLP authors": ["Haiming Liu", "Michael Ferdman", "Jaehyuk Huh", "Doug Burger"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771793", "OA papers": [{"PaperId": "https://openalex.org/W2122108187", "PaperTitle": "Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency", "Year": 2008, "CitationCount": 171, "EstimatedCitation": 171, "Affiliations": {"The University of Texas at Austin": 1.0, "Carnegie Mellon University": 1.0, "Advanced Micro Devices (United States)": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Haiming Liu", "Michael Ferdman", "Jaehyuk Huh", "Doug Burger"]}]}, {"DBLP title": "Notary: Hardware techniques to enhance signatures.", "DBLP authors": ["Luke Yen", "Stark C. Draper", "Mark D. Hill"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771794", "OA papers": [{"PaperId": "https://openalex.org/W4240609878", "PaperTitle": "Notary: Hardware techniques to enhance signatures", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Luke Yen", "Stark C. Draper", "Mark D. Hill"]}]}, {"DBLP title": "Dependence-aware transactional memory for increased concurrency.", "DBLP authors": ["Hany E. Ramadan", "Christopher J. Rossbach", "Emmett Witchel"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771795", "OA papers": [{"PaperId": "https://openalex.org/W3147996988", "PaperTitle": "Dependence-aware transactional memory for increased concurrency", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ramadan", "Rossbach", "Witchel"]}]}, {"DBLP title": "Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer.", "DBLP authors": ["Livio Soares", "David K. Tam", "Michael Stumm"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771796", "OA papers": [{"PaperId": "https://openalex.org/W2145035826", "PaperTitle": "Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer", "Year": 2008, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Livio Soares", "David W. Tam", "Michael Stumm"]}]}, {"DBLP title": "CPR: Composable performance regression for scalable multiprocessor models.", "DBLP authors": ["Benjamin C. Lee", "Jamison D. Collins", "Hong Wang", "David M. Brooks"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771797", "OA papers": [{"PaperId": "https://openalex.org/W2107773544", "PaperTitle": "CPR: Composable performance regression for scalable multiprocessor models", "Year": 2008, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Microsoft (United States)": 1.0, "Intel (United States)": 2.0, "Harvard University Press": 1.0}, "Authors": ["Benjamin R. Lee", "Jamison D. Collins", "Hong Wang", "David J. Brooks"]}]}, {"DBLP title": "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation.", "DBLP authors": ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771798", "OA papers": [{"PaperId": "https://openalex.org/W2130433275", "PaperTitle": "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Microsoft (United States)": 0.5, "Carnegie Mellon University": 0.5}, "Authors": ["Kypros Constantinides", "Onur Mutlu", "Todd Austin"]}]}, {"DBLP title": "Verification of chip multiprocessor memory systems using a relaxed scoreboard.", "DBLP authors": ["Ofer Shacham", "Megan Wachs", "Alex Solomatnikov", "Amin Firoozshahian", "Stephen Richardson", "Mark Horowitz"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771799", "OA papers": [{"PaperId": "https://openalex.org/W2141618784", "PaperTitle": "Verification of chip multiprocessor memory systems using a relaxed scoreboard", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Ofer Shacham", "Megan Wachs", "Alex Solomatnikov", "Amin Firoozshahian", "Stephen M. Richardson", "Mark Horowitz"]}]}, {"DBLP title": "A performance-correctness explicitly-decoupled architecture.", "DBLP authors": ["Alok Garg", "Michael C. Huang"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771800", "OA papers": [{"PaperId": "https://openalex.org/W2157274115", "PaperTitle": "A performance-correctness explicitly-decoupled architecture", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Alok Garg", "Michael H. Huang"]}]}, {"DBLP title": "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach.", "DBLP authors": ["Ramazan Bitirgen", "Engin Ipek", "Jos\u00e9 F. Mart\u00ednez"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771801", "OA papers": [{"PaperId": "https://openalex.org/W2157189715", "PaperTitle": "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach", "Year": 2008, "CitationCount": 236, "EstimatedCitation": 236, "Affiliations": {"Cornell University": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Ramazan Bitirgen", "Engin Ipek", "Jos\u00e9 Luis Mart\u00ednez"]}]}, {"DBLP title": "Copy or Discard execution model for speculative parallelization on multicores.", "DBLP authors": ["Chen Tian", "Min Feng", "Vijay Nagarajan", "Rajiv Gupta"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771802", "OA papers": [{"PaperId": "https://openalex.org/W2116170858", "PaperTitle": "Copy or Discard execution model for speculative parallelization on multicores", "Year": 2008, "CitationCount": 108, "EstimatedCitation": 108, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Chen Tian", "Min Feng", "Vijay Nagarajan", "Rajiv Gupta"]}]}, {"DBLP title": "Token flow control.", "DBLP authors": ["Amit Kumar", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771803", "OA papers": [{"PaperId": "https://openalex.org/W3142226320", "PaperTitle": "Token flow control", "Year": 2008, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Kumar", "Peh", "Jha"]}]}, {"DBLP title": "Adaptive data compression for high-performance low-power on-chip networks.", "DBLP authors": ["Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771804", "OA papers": [{"PaperId": "https://openalex.org/W2155637174", "PaperTitle": "Adaptive data compression for high-performance low-power on-chip networks", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Texas A&M University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Yuho Jin", "Ki Hwan Yum", "Eun Kyung Kim"]}]}, {"DBLP title": "Efficient unicast and multicast support for CMPs.", "DBLP authors": ["Samuel Rodrigo", "Jose Flich", "Jos\u00e9 Duato", "Mark Hummel"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771805", "OA papers": [{"PaperId": "https://openalex.org/W2104151023", "PaperTitle": "Efficient unicast and multicast support for CMPs", "Year": 2008, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"University of Valencia": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Samuel Rodrigo", "Jose Flich", "Jos\u00e9 Duato", "Mark D. Hummel"]}]}, {"DBLP title": "Power reduction of CMP communication networks via RF-interconnects.", "DBLP authors": ["M.-C. Frank Chang", "Jason Cong", "Adam Kaplan", "Chunyue Liu", "Mishali Naik", "Jagannath Premkumar", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771806", "OA papers": [{"PaperId": "https://openalex.org/W4243278180", "PaperTitle": "Power reduction of CMP communication networks via RF-interconnects", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["M.-C. Oliver Chang", "Jason Cong", "Adam G. Kaplan", "Chunyue Liu", "Mishali Naik", "Jagannath Premkumar", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"]}]}, {"DBLP title": "Evaluating the effects of cache redundancy on profit.", "DBLP authors": ["Abhishek Das", "Berkin \u00d6zisikyilmaz", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771807", "OA papers": [{"PaperId": "https://openalex.org/W2146280492", "PaperTitle": "Evaluating the effects of cache redundancy on profit", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Northwestern University": 5.0, "Iowa State University": 1.0}, "Authors": ["Abhishek Das", "Berkin Ozisikyilmaz", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok Choudhary"]}]}, {"DBLP title": "NBTI tolerant microarchitecture design in the presence of process variation.", "DBLP authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771808", "OA papers": [{"PaperId": "https://openalex.org/W2106119416", "PaperTitle": "NBTI tolerant microarchitecture design in the presence of process variation", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"]}]}, {"DBLP title": "Shapeshifter: Dynamically changing pipeline width and speed to address process variations.", "DBLP authors": ["Eric Chun", "Zeshan Chishti", "T. N. Vijaykumar"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771809", "OA papers": [{"PaperId": "https://openalex.org/W2150401140", "PaperTitle": "Shapeshifter: Dynamically changing pipeline width and speed to address process variations", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Intel (United States)": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Eric Chun", "Zeshan A. Chishti", "T. N. Vijaykumar"]}]}, {"DBLP title": "EVAL: Utilizing processors with variation-induced timing errors.", "DBLP authors": ["Smruti R. Sarangi", "Brian Greskamp", "Abhishek Tiwari", "Josep Torrellas"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771810", "OA papers": [{"PaperId": "https://openalex.org/W2100995829", "PaperTitle": "EVAL: Utilizing processors with variation-induced timing errors", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Smruti R. Sarangi", "Brian Greskamp", "Abhishek Kumar Tiwari", "Josep Torrellas"]}]}, {"DBLP title": "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771811", "OA papers": [{"PaperId": "https://openalex.org/W2136233929", "PaperTitle": "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Wangyuan Zhang", "Tao Li"]}]}, {"DBLP title": "Low-power, high-performance analog neural branch prediction.", "DBLP authors": ["Ren\u00e9e St. Amant", "Daniel A. Jim\u00e9nez", "Doug Burger"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771812", "OA papers": [{"PaperId": "https://openalex.org/W2167074630", "PaperTitle": "Low-power, high-performance analog neural branch prediction", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"The University of Texas at Austin": 1.0, "The University of Texas at San Antonio": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Renee St. Amant", "Daniel E. Jimenez", "Doug Burger"]}]}, {"DBLP title": "Reconfigurable energy efficient near threshold cache architectures.", "DBLP authors": ["Ronald G. Dreslinski", "Gregory K. Chen", "Trevor N. Mudge", "David T. Blaauw", "Dennis Sylvester", "Kriszti\u00e1n Flautner"], "year": 2008, "doi": "https://doi.org/10.1109/MICRO.2008.4771813", "OA papers": [{"PaperId": "https://openalex.org/W2145191373", "PaperTitle": "Reconfigurable energy efficient near threshold cache architectures", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Ronald G. Dreslinski", "Gregory K. Chen", "Trevor Mudge", "David Blaauw", "Dennis Sylvester", "Krisztian Flautner"]}]}]