{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "426a8734",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "conv1_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2809b8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "conv1_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "6",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40010000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4001FFFF",
         "Component_Name": "design_1_conv1_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "MAX_READ_BURST_LENGTH": "16",
         "MAX_WRITE_BURST_LENGTH": "16",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "8736",
         "machine": "64"
        },
        "phys_addr": 1073807360,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "final_buffer_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of final_buffer",
          "fields": {
           "final_buffer": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of final_buffer"
           }
          },
          "size": 32
         },
         "final_buffer_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of final_buffer",
          "fields": {
           "final_buffer": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of final_buffer"
           }
          },
          "size": 32
         },
         "input_r_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of input_r",
          "fields": {
           "input_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of input_r"
           }
          },
          "size": 32
         },
         "input_r_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of input_r",
          "fields": {
           "input_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of input_r"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "ayush:lenet:conv1:1.0"
       },
       "conv2_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2809b8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "conv2_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "6",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40020000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4002FFFF",
         "Component_Name": "design_1_conv2_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "MAX_READ_BURST_LENGTH": "16",
         "MAX_WRITE_BURST_LENGTH": "16",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "789637",
         "machine": "64"
        },
        "phys_addr": 1073872896,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "final_buffer_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of final_buffer",
          "fields": {
           "final_buffer": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of final_buffer"
           }
          },
          "size": 32
         },
         "final_buffer_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of final_buffer",
          "fields": {
           "final_buffer": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of final_buffer"
           }
          },
          "size": 32
         },
         "input_r_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of input_r",
          "fields": {
           "input_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of input_r"
           }
          },
          "size": 32
         },
         "input_r_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of input_r",
          "fields": {
           "input_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of input_r"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "ayush:lenet:conv2:1.0"
       },
       "dense_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2809b8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "dense_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "6",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "design_1_dense_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "MAX_READ_BURST_LENGTH": "16",
         "MAX_WRITE_BURST_LENGTH": "16",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "250306",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "final_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of final",
          "fields": {
           "final": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of final"
           }
          },
          "size": 32
         },
         "final_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of final",
          "fields": {
           "final": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of final"
           }
          },
          "size": 32
         },
         "inputs_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of inputs",
          "fields": {
           "inputs": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of inputs"
           }
          },
          "size": 32
         },
         "inputs_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of inputs",
          "fields": {
           "inputs": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of inputs"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "ayush:cnn:dense:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2809b8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "ADDR_WIDTH": "32",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "AXI_ARBITRATION_SCHEME": "TDM",
         "BURST_LENGTH": "8",
         "BUSER_WIDTH": "0",
         "CAN_DEBUG": "false",
         "CAS_LATENCY": "11",
         "CAS_WRITE_LATENCY": "11",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "CS_ENABLED": "true",
         "CUSTOM_PARTS": null,
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "1",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "DATA_MASK_ENABLED": "true",
         "DATA_WIDTH": "8",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "1",
         "HAS_CACHE": "1",
         "HAS_LOCK": "1",
         "HAS_PROT": "1",
         "HAS_QOS": "1",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "12",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "16",
         "MEMORY_PART": null,
         "MEMORY_TYPE": "COMPONENTS",
         "MEM_ADDR_MAP": "ROW_COLUMN_BANK",
         "NUM_READ_OUTSTANDING": "8",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "8",
         "NUM_WRITE_THREADS": "4",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "50000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "8",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "DISABLED",
         "PCW_FTM_CTI_IN1": "DISABLED",
         "PCW_FTM_CTI_IN2": "DISABLED",
         "PCW_FTM_CTI_IN3": "DISABLED",
         "PCW_FTM_CTI_OUT0": "DISABLED",
         "PCW_FTM_CTI_OUT1": "DISABLED",
         "PCW_FTM_CTI_OUT2": "DISABLED",
         "PCW_FTM_CTI_OUT3": "DISABLED",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "50",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.089",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.075",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.025",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.014",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "50",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "50",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "50",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "1",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "PHASE": "0.0",
         "PROTOCOL": "AXI3",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SLOT": "Single",
         "SUPPORTS_NARROW_BURST": "0",
         "TIMEPERIOD_PS": "1250",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'dense_0': {'type': 'ayush:cnn:dense:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_dense_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '250306',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF',\n",
       "   'ADDR_WIDTH': '6',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'MAX_READ_BURST_LENGTH': '16',\n",
       "   'MAX_WRITE_BURST_LENGTH': '16'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'inputs_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of inputs',\n",
       "    'fields': {'inputs': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of inputs'}}},\n",
       "   'inputs_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of inputs',\n",
       "    'fields': {'inputs': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of inputs'}}},\n",
       "   'final_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final',\n",
       "    'fields': {'final': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of final'}}},\n",
       "   'final_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final',\n",
       "    'fields': {'final': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of final'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2809b8>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1073741824,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'dense_0'},\n",
       " 'conv1_0': {'type': 'ayush:lenet:conv1:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_conv1_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '8736',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40010000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4001FFFF',\n",
       "   'ADDR_WIDTH': '6',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'MAX_READ_BURST_LENGTH': '16',\n",
       "   'MAX_WRITE_BURST_LENGTH': '16'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'input_r_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of input_r',\n",
       "    'fields': {'input_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of input_r'}}},\n",
       "   'input_r_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of input_r',\n",
       "    'fields': {'input_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of input_r'}}},\n",
       "   'final_buffer_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final_buffer',\n",
       "    'fields': {'final_buffer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of final_buffer'}}},\n",
       "   'final_buffer_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final_buffer',\n",
       "    'fields': {'final_buffer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of final_buffer'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2809b8>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1073807360,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'conv1_0'},\n",
       " 'conv2_0': {'type': 'ayush:lenet:conv2:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_conv2_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '789637',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40020000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4002FFFF',\n",
       "   'ADDR_WIDTH': '6',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'MAX_READ_BURST_LENGTH': '16',\n",
       "   'MAX_WRITE_BURST_LENGTH': '16'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'input_r_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of input_r',\n",
       "    'fields': {'input_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of input_r'}}},\n",
       "   'input_r_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of input_r',\n",
       "    'fields': {'input_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of input_r'}}},\n",
       "   'final_buffer_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final_buffer',\n",
       "    'fields': {'final_buffer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of final_buffer'}}},\n",
       "   'final_buffer_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final_buffer',\n",
       "    'fields': {'final_buffer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of final_buffer'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2809b8>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1073872896,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'conv2_0'},\n",
       " 'processing_system7_0': {'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '1',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.089',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_CLK0_FREQ': '50000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '1',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '50',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN3': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT3': 'DISABLED',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'CAN_DEBUG': 'false',\n",
       "   'TIMEPERIOD_PS': '1250',\n",
       "   'MEMORY_TYPE': 'COMPONENTS',\n",
       "   'MEMORY_PART': None,\n",
       "   'DATA_WIDTH': '8',\n",
       "   'CS_ENABLED': 'true',\n",
       "   'DATA_MASK_ENABLED': 'true',\n",
       "   'SLOT': 'Single',\n",
       "   'CUSTOM_PARTS': None,\n",
       "   'MEM_ADDR_MAP': 'ROW_COLUMN_BANK',\n",
       "   'BURST_LENGTH': '8',\n",
       "   'AXI_ARBITRATION_SCHEME': 'TDM',\n",
       "   'CAS_LATENCY': '11',\n",
       "   'CAS_WRITE_LATENCY': '11',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_WRITE_OUTSTANDING': '8',\n",
       "   'NUM_READ_OUTSTANDING': '8',\n",
       "   'PROTOCOL': 'AXI3',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '12',\n",
       "   'ADDR_WIDTH': '32',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '1',\n",
       "   'HAS_LOCK': '1',\n",
       "   'HAS_PROT': '1',\n",
       "   'HAS_CACHE': '1',\n",
       "   'HAS_QOS': '1',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'MAX_BURST_LENGTH': '16',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '4',\n",
       "   'NUM_WRITE_THREADS': '4',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2809b8>}}"
      ]
     },
     "execution_count": 49,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "ol = Overlay(\"lenet_full.bit\")\n",
    "ol.ip_dict\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "08b32a59",
   "metadata": {},
   "outputs": [],
   "source": [
    "dense_ip = ol.dense_0\n",
    "mmio1 = dense_ip.mmio\n",
    "conv1_ip =ol.conv1_0\n",
    "mmio2 = conv1_ip.mmio \n",
    "conv2_ip = ol.conv2_0\n",
    "mmio1 = conv2_ip.mmio"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "e4b93853",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
       "  inputs_1 = Register(inputs=write-only),\n",
       "  inputs_2 = Register(inputs=write-only),\n",
       "  final_1 = Register(final=write-only),\n",
       "  final_2 = Register(final=write-only)\n",
       "}"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dense_ip.register_map"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "22acfd5a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
       "  input_r_1 = Register(input_r=write-only),\n",
       "  input_r_2 = Register(input_r=write-only),\n",
       "  final_buffer_1 = Register(final_buffer=write-only),\n",
       "  final_buffer_2 = Register(final_buffer=write-only)\n",
       "}"
      ]
     },
     "execution_count": 52,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "conv1_ip.register_map"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "4da77f3f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
       "  input_r_1 = Register(input_r=write-only),\n",
       "  input_r_2 = Register(input_r=write-only),\n",
       "  final_buffer_1 = Register(final_buffer=write-only),\n",
       "  final_buffer_2 = Register(final_buffer=write-only)\n",
       "}"
      ]
     },
     "execution_count": 53,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "conv2_ip.register_map"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0b8238f",
   "metadata": {},
   "source": [
    "# Neural Network Architecture\n",
    "\n",
    "This notebook outlines a simple feedforward neural network architecture consisting of two convolutional layers followed by a dense (fully connected) layer.\n",
    "\n",
    "## Network Structure\n",
    "\n",
    "1. **Convolutional Layer 1 (Conv1)**\n",
    "   - Input Shape: (784,)\n",
    "   - Output Shape: (864,)\n",
    "\n",
    "2. **Convolutional Layer 2 (Conv2)**\n",
    "   - Input Shape: (864,)\n",
    "   - Output Shape: (256,)\n",
    "\n",
    "3. **Dense Layer**\n",
    "   - Input Shape: (256,)\n",
    "   - Output Shape: (10,)\n",
    "\n",
    "## Diagram\n",
    "\n",
    "```plaintext\n",
    "[ Input (784) ] \n",
    "        |\n",
    "    [ Conv1 (864) ]\n",
    "        |\n",
    "    [ Conv2 (256) ]\n",
    "        |\n",
    "    [ Dense (10) ]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 106,
   "id": "94895f1d",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "import numpy as np \n",
    " \n",
    "a = allocate(shape=(784,), dtype=np.float32)   #input1\n",
    "b = allocate(shape=(864,), dtype=np.float32)   #output_1 \n",
    "\n",
    "c = allocate(shape=(864,), dtype=np.float32)   #input_2 \n",
    "d = allocate(shape=(256,), dtype=np.float32)   #output_2 \n",
    " \n",
    "e = allocate(shape=(256,), dtype=np.float32)   #input_3 \n",
    "f = allocate(shape=(10,), dtype=np.float32)   #output_3 \n",
    "   \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 107,
   "id": "7e1c0746",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "py_buffer physical address 0x16849000\n",
      "py_buffer physical address 0x16850000\n",
      "py_buffer physical address 0x16851000\n",
      "py_buffer physical address 0x16852000\n",
      "py_buffer physical address 0x16853000\n",
      "py_buffer physical address 0x16858000\n"
     ]
    }
   ],
   "source": [
    "print(\"py_buffer physical address {}\".format(hex(a.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(b.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(c.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(d.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(e.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(f.physical_address)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 108,
   "id": "a1caa8af",
   "metadata": {},
   "outputs": [],
   "source": [
    "conv1_ip.register_map.input_r_1 = a.physical_address \n",
    "conv1_ip.register_map.final_buffer_1  = b.physical_address\n",
    "\n",
    "conv2_ip.register_map.input_r_1 = c.physical_address \n",
    "conv2_ip.register_map.final_buffer_1  = d.physical_address\n",
    "\n",
    "dense_ip.register_map.inputs_1 = e.physical_address \n",
    "dense_ip.register_map.final_1  = f.physical_address"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 109,
   "id": "6c4c79c4",
   "metadata": {},
   "outputs": [],
   "source": [
    "def hw_lenet(test2):\n",
    "\n",
    "    a[:] = test2\n",
    "\n",
    "\n",
    "    conv1_ip.register_map.CTRL.AP_START =1\n",
    "\n",
    "    # Wait until algorithm has completed\n",
    "    while (conv1_ip.register_map.CTRL.AP_DONE == 0):\n",
    "        pass\n",
    "\n",
    "\n",
    "\n",
    "    ##second conv starts\n",
    "    c[:] = b\n",
    "    conv2_ip.register_map.CTRL.AP_START =1\n",
    "\n",
    "    # Wait until algorithm has completed\n",
    "    while (conv2_ip.register_map.CTRL.AP_DONE == 0):\n",
    "        pass\n",
    "\n",
    "\n",
    "    ##dense layer starts\n",
    "    e[:] = d\n",
    "    dense_ip.register_map.CTRL.AP_START =1\n",
    "\n",
    "    # Wait until algorithm has completed\n",
    "    while (dense_ip.register_map.CTRL.AP_DONE == 0):\n",
    "        pass\n",
    "    return f"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "id": "c08c9b43",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([8.49045180e-16, 1.00000000e+00, 5.88187181e-12,\n",
       "            4.99562245e-16, 4.62615666e-12, 1.03613142e-11,\n",
       "            1.08473494e-10, 7.28693272e-10, 1.07305640e-11,\n",
       "            1.43209317e-14], dtype=float32)"
      ]
     },
     "execution_count": 87,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "f"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "id": "f6f7d8ec",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1"
      ]
     },
     "execution_count": 88,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "np.argmax(f)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "75b7a73b",
   "metadata": {},
   "source": [
    "###  Load MNist dataset "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "id": "e8bc8cec",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading and normalizing MNIST dataset...\n",
      "Training set shape: (60000, 1, 28, 28)\n",
      "Test set shape: (10000, 1, 28, 28)\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import gzip\n",
    "import os\n",
    "\n",
    "def load_mnist_images(filename):\n",
    "    with gzip.open(filename, 'rb') as f:\n",
    "        data = np.frombuffer(f.read(), np.uint8, offset=16)\n",
    "    return data.reshape(-1, 1, 28, 28)\n",
    "\n",
    "def load_mnist_labels(filename):\n",
    "    with gzip.open(filename, 'rb') as f:\n",
    "        data = np.frombuffer(f.read(), np.uint8, offset=8)\n",
    "    return data\n",
    "\n",
    "def normalize(images):\n",
    "    return (images.astype(np.float32) / 255.0 - 0.1307) / 0.3081\n",
    "\n",
    "# File names for the MNIST dataset\n",
    "train_images_file = \"train-images-idx3-ubyte.gz\"\n",
    "train_labels_file = \"train-labels-idx1-ubyte.gz\"\n",
    "test_images_file = \"t10k-images-idx3-ubyte.gz\"\n",
    "test_labels_file = \"t10k-labels-idx1-ubyte.gz\"\n",
    "\n",
    "# Check if files exist\n",
    "files_exist = all(os.path.exists(f) for f in [train_images_file, train_labels_file, test_images_file, test_labels_file])\n",
    "\n",
    "if not files_exist:\n",
    "    print(\"MNIST dataset files not found. Please download the files manually:\")\n",
    "    print(\"1. Go to http://yann.lecun.com/exdb/mnist/\")\n",
    "    print(\"2. Download the following files:\")\n",
    "    print(\"   - train-images-idx3-ubyte.gz\")\n",
    "    print(\"   - train-labels-idx1-ubyte.gz\")\n",
    "    print(\"   - t10k-images-idx3-ubyte.gz\")\n",
    "    print(\"   - t10k-labels-idx1-ubyte.gz\")\n",
    "    print(\"3. Place the downloaded files in the same directory as this script.\")\n",
    "    print(\"4. Run this script again.\")\n",
    "else:\n",
    "    # Load and normalize the dataset\n",
    "    print(\"Loading and normalizing MNIST dataset...\")\n",
    "    X_train = normalize(load_mnist_images(train_images_file))\n",
    "    y_train = load_mnist_labels(train_labels_file)\n",
    "    X_test = normalize(load_mnist_images(test_images_file))\n",
    "    y_test = load_mnist_labels(test_labels_file)\n",
    "\n",
    "    print(f\"Training set shape: {X_train.shape}\")\n",
    "    print(f\"Test set shape: {X_test.shape}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 110,
   "id": "5287dac4",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    " \n",
    "import time\n",
    " \n",
    "class TestSetIterator:\n",
    "    def __init__(self, X_test, y_test):\n",
    "        self.X_test = X_test\n",
    "        self.y_test = y_test\n",
    "        self.current_index = 0\n",
    "\n",
    "    def next(self):\n",
    "        if self.current_index >= len(self.X_test):\n",
    "            raise StopIteration(\"All samples have been processed.\")\n",
    "        \n",
    "        sample_X = self.X_test[self.current_index:self.current_index+1]\n",
    "        sample_y = self.y_test[self.current_index:self.current_index+1]\n",
    "        \n",
    "        self.current_index += 1\n",
    "        \n",
    "        return sample_X, sample_y\n",
    "\n",
    "# Create an instance of TestSetIterator\n",
    "test_iterator = TestSetIterator(X_test, y_test)\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 132,
   "id": "bdc8892f",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def process_next_sample():\n",
    "    try:\n",
    "        test_sample, test_label = test_iterator.next()\n",
    "        \n",
    "        start_time = time.time()\n",
    "        numpy_prediction = hw_lenet(test_sample.ravel())\n",
    "        numpy_predicted_class = np.argmax(f)\n",
    "        inference_time = time.time() - start_time\n",
    "\n",
    "        print(f\"Inference time: {inference_time:.4f} seconds\")\n",
    "        print(f\"Predicted digit: {numpy_predicted_class}, Actual digit: {test_label[0]}\")\n",
    "\n",
    "        # Visualize prediction\n",
    "        plt.figure(figsize=(3, 3))\n",
    "        plt.imshow(test_sample.squeeze(), cmap='gray')\n",
    "        plt.title(f\"Pred: {numpy_predicted_class}\\nTrue: {test_label[0]}\")\n",
    "        plt.axis('off')\n",
    "        plt.show()\n",
    "\n",
    "        print(\"Hardware results.\")\n",
    "        \n",
    "    except StopIteration as e:\n",
    "        print(e)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 134,
   "id": "b3f64058",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Inference time: 0.0354 seconds\n",
      "Predicted digit: 9, Actual digit: 9\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAALEAAADQCAYAAABIgYA6AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAAAJWUlEQVR4nO3de4iU1x3G8edRo9FqrdF614ibWmKKWE0NpbUV/4jQmhBcJYaybSBJLZQWKoJ/WJqSpo1CL39Yegs1klK2UZQaQkWIUCSmCu1uJZjQWFHXSxtazKqbqOvl9I+dhenOec2Me/1Nvh8YcJ95933PyuNh5nhmX6eUBEQ2bLAHAPQWJUZ4lBjhUWKER4kRHiVGeJR4gNnebvvZwR5HPaHEGbZP2r5su8P2O7ZfsD12EMZh25tst9m+aPsPtj860OMY6ihxsYdSSmMlLZL0GUnf7XmA7RH9PIavSmqS9DlJ0yWNlrS1n68ZDiX+ACmls5L2SvqUJNlOtr9p+5ikY6Vspe2/2263/brtBd3fb/vTtltsX7L9kqQ7a7j8Q5J+m1I6nVLqkLRF0qO2x/TVz1cPKPEHsD1L0pcktZbFj0h6QNJ824skbZO0TtJESb+W9LLtUbZHSvqjpN9JukvSTkmNPc7fbvvzRZcvPcq/HiXpE737qepMSolHj4ekk5I6JLVLOiXpF5JGl55LkpaXHftLST/o8f3/kPRFSV+QdE6Sy557XdKzVY7jSUlvS5ojabykl0vX/+xg/x0NpUd/v6aL7JGU0qsFz50u+/Pdkr5m+1tl2Uh1vYZNks6mUiNLTtUwhm2SZkn6s6QRkn6irpcYZ2o4R93j5cTtKS/laUk/TCl9rOwxJqXULOlfkmbYLn9JMLvqi6R0M6X0dEppTkpppqSjks6WHiihxL33vKRv2H6gtCT2Edtftj1O0l8kXZf0bdsjbK+StKTaE9u+y3ZD6bzzJf1U0jMppZv98pMERYl7KaX0V0lPSfq5pHcl/VPS46XnOiWtKn39rqRHJe0u//7SWvTSgtNPkvQnSe+pa4VkW0rpN33+QwTn/3+5BsTDTIzwKDHCo8QIjxIjPEqM8ChxD6Ulr+7HzbItmR22vzKA42AbZpUocQ8ppbHdD0ltKm3JLD1+330c2zCHDkpcJdvLbJ+xvdH2vyW9YPtx26/1OC7Zvqf051G2f1yaTd+x/Svbo6u8JNswq0SJazNVXVsq75b09SqO3yJpnqSFku6RNEPS97qfZBtm36DEtbkp6emU0tWU0uVbHVja9POUpO+klM6nlC5J+pGktd3HlDYLvVZwir2SnrQ9x/Z4SRtLOTNxD2zFrM1/UkpXqjz24+oq3N/KNrFZ0vAqv59tmFViJq5Nz40m76lsZrQ9tey5/0q6LOm+si2a40tvGD/4QmzDrBol7p0jku6zvdD2nZK+3/1Eabvk85J+ZnuyJNmeYXtFNSdmG2b1KHEvpJTelvSMpFfV9aHRnq9vN6pra+Yh2xdLx32y+0m2YfYNtmIiPGZihEeJER4lRniUGOFRYoR3y/+xs83SBYaMlJJzOTMxwqPECI8SIzxKjPAoMcKjxAiPEiM8SozwKDHCo8QIjxIjPEqM8CgxwqPECI8SIzxKjPAoMcKjxAiPEiM8SozwKDHCo8QIjxIjPEqM8CgxwqPECI8SIzxKjPAoMcKjxAiPEiM8SozwKDHC497Ot7Bs2bJsvmrVqmze2NiYzadPn57NW1pasvnOnTuz+ebNm7P5hx0zMcKjxAiPEiM8SozwKDHCc0rFt6qrx/vYTZ06NZvv3r27IluyZEn2WDt7OzWdOXMmm1++fDmbT5w4MZtPmDAhmzc1NVVkzc3N2WPrEfexQ92ixAiPEiM8SozwKDHCq9vViUmTJmXzffv2ZfOFCxdWZG1tbdlj161bl80PHz6czS9cuJDNZ82alc337NmTzU+ePFmRrV69OnvsmjVrsnlra2s2P3bsWDa/VT8GGqsTqFuUGOFRYoRHiREeJUZ4dbs6sWXLlmy+YcOGbH7u3LmKrKGhIXtsZ2fn7Q+sCkXXvXr1akWWW1WRilc4iowdOzabF+37GAysTqBuUWKER4kRHiVGeJQY4YX/vRNr167N5uvXr8/m58+fz+b33ntvRdbfqxBFjh8/ns3nz59fkb344os1nbto1eLKlSs1nWcoYSZGeJQY4VFihEeJEV74N3YLFizI5sOG5f99Hj16NJt3dHT02Zj6S9GvBKjFpUuXsvlQ2vxeK2ZihEeJER4lRniUGOFRYoQXfnWiaAN5kaLN8hGsWLGiIhs9enRN59ixY0dfDWfIYCZGeJQY4VFihEeJER4lRnhhPrI/ZsyYbN7e3p7Nhw8fns0XLVqUzY8cOXJb4+oPI0eOzOa5fR9z587NHlu0F6Ror8mpU6eqHN3g4SP7qFuUGOFRYoRHiREeJUZ44fdOFK1CRHDHHXdk8+XLl2fzopWInG3btmXzCKsQtWImRniUGOFRYoRHiREeJUZ4YVYnrl+/ns1zNyiUpDlz5mTzBx98MJv3596JadOmZfOmpqZs/txzz/X6mtu3b+/1OaJgJkZ4lBjhUWKER4kRHiVGeGE+2VFk5syZ2fzNN9/M5kU3Hdy/f39FtmvXruyxudsOSNK4ceOy+dKlS7P5lClTsnnRSsz48eMrsra2tuyxRZ9gKbrdQwR8sgN1ixIjPEqM8CgxwqPECC/86kSRhx9+OJtv2rQpm99///1Vn/vatWvZ/MSJE9n84MGD2by5uTmbv/LKK9k89/soivZIPPHEE9k8MlYnULcoMcKjxAiPEiO8un1jV6ToY/KLFy+u+hydnZ3ZvKWlpaaxzJs3L5u/9dZbVZ9j5cqV2Xzv3r01jSUC3tihblFihEeJER4lRniUGOGF+ch+Xyn6L+NDhw4N8EikGTNm9Pochw8f7oORxMZMjPAoMcKjxAiPEiM8SozwPnSrE0PJ6tWrB3sIdYGZGOFRYoRHiREeJUZ4lBjhsToxAGbPnp3NH3vssZrOc+DAgYrs4sWLtzWmesJMjPAoMcKjxAiPEiM8SozwWJ0YAA0NDdk8d/uCW9mzZ09FVnRrhA8TZmKER4kRHiVGeJQY4VFihMfqxACYPHlyTce///772Xzr1q19MZy6w0yM8CgxwqPECI8SIzxKjPBYnRgAjY2NNR3/xhtvZPMbN270xXDqDjMxwqPECI8SIzxKjPB4YzcAin5xYNGNMFtbW/tzOHWHmRjhUWKER4kRHiVGeJQY4bE6MQCGDWOu6E/87SI8SozwKDHCo8QIjxIjPEqM8CgxwqPECI8SIzxKjPAoMcJz0acLgCiYiREeJUZ4lBjhUWKER4kRHiVGeP8D5uUWwa4id3wAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 216x216 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hardware results.\n"
     ]
    }
   ],
   "source": [
    "process_next_sample()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3392b6c8",
   "metadata": {},
   "outputs": [],
   "source": [
    "del a,b,c,d,e,f"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
