// Seed: 3523506245
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2.id_2 = 0;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  pullup (-1'h0, !id_3[1], id_2, -1, -1, id_2);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wor  id_4 = -1;
  wire id_5 = id_4;
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output tri id_8
);
  logic [1 : 1] id_10;
  wire id_11;
  wire id_12;
  logic ["" : -1] id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign id_13 = 1'd0;
endmodule
