{
  "module_name": "omap5.h",
  "hash_id": "3ab2c348356c6a789d05c01103ef725696bba0482258f0cb4e493ec80b1f1a9f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/omap5.h",
  "human_readable_source": " \n \n#ifndef __DT_BINDINGS_CLK_OMAP5_H\n#define __DT_BINDINGS_CLK_OMAP5_H\n\n#define OMAP5_CLKCTRL_OFFSET\t0x20\n#define OMAP5_CLKCTRL_INDEX(offset)\t((offset) - OMAP5_CLKCTRL_OFFSET)\n\n \n#define OMAP5_MPU_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_MMU_DSP_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_L4_ABE_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_AESS_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n#define OMAP5_MCPDM_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n#define OMAP5_DMIC_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x38)\n#define OMAP5_MCBSP1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x48)\n#define OMAP5_MCBSP2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x50)\n#define OMAP5_MCBSP3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x58)\n#define OMAP5_TIMER5_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x68)\n#define OMAP5_TIMER6_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x70)\n#define OMAP5_TIMER7_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x78)\n#define OMAP5_TIMER8_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x80)\n\n \n#define OMAP5_L3_MAIN_1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_L3_MAIN_2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_L3_MAIN_2_GPMC_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n#define OMAP5_L3_MAIN_2_OCMC_RAM_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n\n \n#define OMAP5_MMU_IPU_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_DMA_SYSTEM_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_DMM_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_EMIF1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n#define OMAP5_EMIF2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x38)\n\n \n#define OMAP5_L4_CFG_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_SPINLOCK_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n#define OMAP5_MAILBOX_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n\n \n#define OMAP5_L3_MAIN_3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_L3_INSTR_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n\n \n#define OMAP5_TIMER10_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n#define OMAP5_TIMER11_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n#define OMAP5_TIMER2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x38)\n#define OMAP5_TIMER3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x40)\n#define OMAP5_TIMER4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x48)\n#define OMAP5_TIMER9_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x50)\n#define OMAP5_GPIO2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x60)\n#define OMAP5_GPIO3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x68)\n#define OMAP5_GPIO4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x70)\n#define OMAP5_GPIO5_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x78)\n#define OMAP5_GPIO6_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x80)\n#define OMAP5_I2C1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xa0)\n#define OMAP5_I2C2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xa8)\n#define OMAP5_I2C3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xb0)\n#define OMAP5_I2C4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xb8)\n#define OMAP5_L4_PER_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xc0)\n#define OMAP5_MCSPI1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xf0)\n#define OMAP5_MCSPI2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xf8)\n#define OMAP5_MCSPI3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x100)\n#define OMAP5_MCSPI4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x108)\n#define OMAP5_GPIO7_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x110)\n#define OMAP5_GPIO8_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x118)\n#define OMAP5_MMC3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x120)\n#define OMAP5_MMC4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x128)\n#define OMAP5_UART1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x140)\n#define OMAP5_UART2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x148)\n#define OMAP5_UART3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x150)\n#define OMAP5_UART4_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x158)\n#define OMAP5_MMC5_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x160)\n#define OMAP5_I2C5_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x168)\n#define OMAP5_UART5_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x170)\n#define OMAP5_UART6_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x178)\n\n \n#define OMAP5_L4_SECURE_CLKCTRL_OFFSET\t0x1a0\n#define OMAP5_L4_SECURE_CLKCTRL_INDEX(offset)\t((offset) - OMAP5_L4_SECURE_CLKCTRL_OFFSET)\n#define OMAP5_AES1_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1a0)\n#define OMAP5_AES2_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1a8)\n#define OMAP5_DES3DES_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1b0)\n#define OMAP5_FPKA_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1b8)\n#define OMAP5_RNG_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1c0)\n#define OMAP5_SHA2MD5_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1c8)\n#define OMAP5_DMA_CRYPTO_CLKCTRL\tOMAP5_L4_SECURE_CLKCTRL_INDEX(0x1d8)\n\n \n#define OMAP5_IVA_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_SL2IF_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n\n \n#define OMAP5_DSS_CORE_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_GPU_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n\n \n#define OMAP5_MMC1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x28)\n#define OMAP5_MMC2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n#define OMAP5_USB_HOST_HS_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x58)\n#define OMAP5_USB_TLL_HS_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x68)\n#define OMAP5_SATA_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x88)\n#define OMAP5_OCP2SCP1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xe0)\n#define OMAP5_OCP2SCP3_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xe8)\n#define OMAP5_USB_OTG_SS_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0xf0)\n\n \n#define OMAP5_L4_WKUP_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x20)\n#define OMAP5_WD_TIMER2_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x30)\n#define OMAP5_GPIO1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x38)\n#define OMAP5_TIMER1_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x40)\n#define OMAP5_COUNTER_32K_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x50)\n#define OMAP5_KBD_CLKCTRL\tOMAP5_CLKCTRL_INDEX(0x78)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}