# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_7.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../lab_7.srcs/sim_1/new/TB_LUT_16_7.vhd" \

# Do not sort compile order
nosort
