<stg><name>dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11></name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %p_read_11 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %p_read_12 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %p_read_13 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %p_read_14 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="6">
<![CDATA[
entry:15 %zext_ln1273 = zext i6 %p_read27

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="6">
<![CDATA[
entry:16 %zext_ln1273_1 = zext i6 %p_read27

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:17 %r_V = mul i17 %zext_ln1273_1, i17 130459

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %r_V_2 = mul i16 %zext_ln1273, i16 65065

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %trunc_ln818_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_5"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:23 %r_V_3 = mul i17 %zext_ln1273_1, i17 130265

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln818_6 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_3, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %r_V_4 = mul i17 %zext_ln1273_1, i17 130519

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln818_7 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_4, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:29 %r_V_5 = mul i17 %zext_ln1273_1, i17 130425

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln818_8 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_5, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="6">
<![CDATA[
entry:32 %zext_ln1273_2 = zext i6 %p_read_14

]]></Node>
<StgValue><ssdm name="zext_ln1273_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="6">
<![CDATA[
entry:33 %zext_ln1273_3 = zext i6 %p_read_14

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="6">
<![CDATA[
entry:34 %zext_ln1273_4 = zext i6 %p_read_14

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:35 %r_V_6 = mul i14 %zext_ln1273_4, i14 16282

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln818_9 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_6, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln818_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:38 %r_V_7 = mul i15 %zext_ln1273_3, i15 32532

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln818_s = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_7, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %mul_ln818 = mul i16 %zext_ln1273_2, i16 885

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:44 %r_V_8 = mul i15 %zext_ln1273_3, i15 32567

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln818_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_8, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %r_V_9 = mul i16 %zext_ln1273_2, i16 65227

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln818_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_9, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="6">
<![CDATA[
entry:50 %zext_ln1273_5 = zext i6 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:51 %r_V_10 = mul i17 %zext_ln1273_5, i17 130529

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln818_3 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_10, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="6">
<![CDATA[
entry:54 %zext_ln818 = zext i6 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="6">
<![CDATA[
entry:55 %zext_ln818_1 = zext i6 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="6">
<![CDATA[
entry:56 %zext_ln818_2 = zext i6 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln818_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:57 %mul_ln818_1 = mul i16 %zext_ln818, i16 699

]]></Node>
<StgValue><ssdm name="mul_ln818_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln818_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:60 %mul_ln818_2 = mul i12 %zext_ln818_2, i12 55

]]></Node>
<StgValue><ssdm name="mul_ln818_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %trunc_ln818_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_2, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln818_10"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="6">
<![CDATA[
entry:62 %zext_ln818_5 = zext i6 %trunc_ln818_10

]]></Node>
<StgValue><ssdm name="zext_ln818_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:63 %mul_ln818_3 = mul i16 %zext_ln818, i16 628

]]></Node>
<StgValue><ssdm name="mul_ln818_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln818_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_11"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:66 %mul_ln818_4 = mul i15 %zext_ln818_1, i15 421

]]></Node>
<StgValue><ssdm name="mul_ln818_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_4, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="6">
<![CDATA[
entry:69 %zext_ln1273_6 = zext i6 %p_read_12

]]></Node>
<StgValue><ssdm name="zext_ln1273_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="6">
<![CDATA[
entry:70 %zext_ln1273_7 = zext i6 %p_read_12

]]></Node>
<StgValue><ssdm name="zext_ln1273_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:71 %r_V_11 = mul i17 %zext_ln1273_7, i17 130492

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %trunc_ln818_12 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_11, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_12"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:74 %r_V_12 = mul i17 %zext_ln1273_7, i17 130365

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln818_13 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_12, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:77 %r_V_13 = mul i16 %zext_ln1273_6, i16 65094

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %trunc_ln818_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_13, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_14"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:80 %r_V_14 = mul i17 %zext_ln1273_7, i17 130425

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:81 %trunc_ln818_15 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_14, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_15"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:83 %r_V_15 = mul i17 %zext_ln1273_7, i17 130479

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %trunc_ln818_16 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_15, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_16"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="6">
<![CDATA[
entry:86 %zext_ln1273_8 = zext i6 %p_read_11

]]></Node>
<StgValue><ssdm name="zext_ln1273_8"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="6">
<![CDATA[
entry:87 %zext_ln1273_9 = zext i6 %p_read_11

]]></Node>
<StgValue><ssdm name="zext_ln1273_9"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:88 %r_V_16 = mul i16 %zext_ln1273_9, i16 65097

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %trunc_ln818_17 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_16, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln818_17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="6">
<![CDATA[
entry:91 %zext_ln818_4 = zext i6 %p_read_11

]]></Node>
<StgValue><ssdm name="zext_ln818_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:92 %mul_ln818_5 = mul i15 %zext_ln818_4, i15 391

]]></Node>
<StgValue><ssdm name="mul_ln818_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln818_18 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_5, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:95 %mul_ln818_6 = mul i15 %zext_ln818_4, i15 429

]]></Node>
<StgValue><ssdm name="mul_ln818_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:96 %trunc_ln818_19 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_6, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln818_19"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:97 %mul_ln818_7 = mul i15 %zext_ln818_4, i15 300

]]></Node>
<StgValue><ssdm name="mul_ln818_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %trunc_ln1273_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_7, i32 6, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1273_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:100 %r_V_17 = mul i17 %zext_ln1273_8, i17 130073

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101 %trunc_ln818_20 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_17, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln818_20"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:119 %add_ln813_10 = add i9 %trunc_ln818_19, i9 %zext_ln818_5

]]></Node>
<StgValue><ssdm name="add_ln813_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:6 %i_read = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="11">
<![CDATA[
entry:19 %sext_ln1273 = sext i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
entry:22 %sext_ln1273_1 = sext i10 %trunc_ln818_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="11">
<![CDATA[
entry:25 %sext_ln1273_2 = sext i11 %trunc_ln818_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="11">
<![CDATA[
entry:28 %sext_ln1273_3 = sext i11 %trunc_ln818_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="11">
<![CDATA[
entry:31 %sext_ln70 = sext i11 %trunc_ln818_8

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
entry:37 %sext_ln1273_4 = sext i8 %trunc_ln818_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="9">
<![CDATA[
entry:40 %sext_ln818 = sext i9 %trunc_ln818_s

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="10">
<![CDATA[
entry:43 %zext_ln1273_10 = zext i10 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1273_10"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="9">
<![CDATA[
entry:46 %sext_ln1273_5 = sext i9 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="10">
<![CDATA[
entry:49 %sext_ln70_1 = sext i10 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="11">
<![CDATA[
entry:53 %sext_ln818_1 = sext i11 %trunc_ln818_3

]]></Node>
<StgValue><ssdm name="sext_ln818_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="10">
<![CDATA[
entry:59 %zext_ln818_3 = zext i10 %trunc_ln818_4

]]></Node>
<StgValue><ssdm name="zext_ln818_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="10">
<![CDATA[
entry:65 %zext_ln818_6 = zext i10 %trunc_ln818_11

]]></Node>
<StgValue><ssdm name="zext_ln818_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="9">
<![CDATA[
entry:68 %zext_ln70 = zext i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="11">
<![CDATA[
entry:73 %sext_ln1273_6 = sext i11 %trunc_ln818_12

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="11">
<![CDATA[
entry:76 %sext_ln1273_7 = sext i11 %trunc_ln818_13

]]></Node>
<StgValue><ssdm name="sext_ln1273_7"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="10">
<![CDATA[
entry:79 %sext_ln1273_8 = sext i10 %trunc_ln818_14

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="11">
<![CDATA[
entry:82 %sext_ln1273_9 = sext i11 %trunc_ln818_15

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
entry:85 %sext_ln70_2 = sext i11 %trunc_ln818_16

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="10">
<![CDATA[
entry:90 %sext_ln818_2 = sext i10 %trunc_ln818_17

]]></Node>
<StgValue><ssdm name="sext_ln818_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="9">
<![CDATA[
entry:94 %zext_ln818_7 = zext i9 %trunc_ln818_18

]]></Node>
<StgValue><ssdm name="zext_ln818_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="9">
<![CDATA[
entry:99 %zext_ln1273_11 = zext i9 %trunc_ln1273_1

]]></Node>
<StgValue><ssdm name="zext_ln1273_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
entry:102 %sext_ln813 = sext i11 %trunc_ln818_20

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:103 %add_ln813 = add i12 %sext_ln818_1, i12 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="12">
<![CDATA[
entry:104 %sext_ln813_1 = sext i12 %add_ln813

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:105 %add_ln813_1 = add i13 %sext_ln813_1, i13 %sext_ln1273

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:106 %add_ln813_2 = add i9 %sext_ln1273_4, i9 492

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="9">
<![CDATA[
entry:107 %sext_ln813_2 = sext i9 %add_ln813_2

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:108 %add_ln813_3 = add i11 %sext_ln813_2, i11 %sext_ln818_2

]]></Node>
<StgValue><ssdm name="add_ln813_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="11">
<![CDATA[
entry:109 %sext_ln813_3 = sext i11 %add_ln813_3

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:110 %add_ln813_4 = add i13 %sext_ln813_3, i13 %add_ln813_1

]]></Node>
<StgValue><ssdm name="add_ln813_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:111 %add_ln813_5 = add i12 %zext_ln818_7, i12 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="add_ln813_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="12">
<![CDATA[
entry:112 %sext_ln813_4 = sext i12 %add_ln813_5

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:113 %add_ln813_6 = add i13 %sext_ln813_4, i13 %zext_ln818_3

]]></Node>
<StgValue><ssdm name="add_ln813_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:114 %add_ln813_7 = add i10 %sext_ln818, i10 996

]]></Node>
<StgValue><ssdm name="add_ln813_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="10">
<![CDATA[
entry:115 %sext_ln813_5 = sext i10 %add_ln813_7

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:116 %add_ln813_8 = add i11 %sext_ln813_5, i11 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="add_ln813_8"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="11">
<![CDATA[
entry:117 %sext_ln813_6 = sext i11 %add_ln813_8

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:118 %add_ln813_9 = add i13 %sext_ln813_6, i13 %add_ln813_6

]]></Node>
<StgValue><ssdm name="add_ln813_9"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="9">
<![CDATA[
entry:120 %zext_ln813 = zext i9 %add_ln813_10

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:121 %add_ln813_11 = add i11 %zext_ln813, i11 %zext_ln1273_10

]]></Node>
<StgValue><ssdm name="add_ln813_11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="11">
<![CDATA[
entry:122 %zext_ln813_1 = zext i11 %add_ln813_11

]]></Node>
<StgValue><ssdm name="zext_ln813_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:123 %add_ln813_12 = add i11 %sext_ln1273_8, i11 2030

]]></Node>
<StgValue><ssdm name="add_ln813_12"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="11">
<![CDATA[
entry:124 %sext_ln813_7 = sext i11 %add_ln813_12

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:125 %add_ln813_13 = add i12 %sext_ln813_7, i12 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="add_ln813_13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="12">
<![CDATA[
entry:126 %sext_ln813_8 = sext i12 %add_ln813_13

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:127 %add_ln813_14 = add i13 %sext_ln813_8, i13 %zext_ln813_1

]]></Node>
<StgValue><ssdm name="add_ln813_14"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:128 %add_ln813_15 = add i12 %zext_ln1273_11, i12 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="add_ln813_15"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:129 %add_ln813_16 = add i12 %add_ln813_15, i12 %zext_ln818_6

]]></Node>
<StgValue><ssdm name="add_ln813_16"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="12">
<![CDATA[
entry:130 %sext_ln813_9 = sext i12 %add_ln813_16

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:131 %add_ln813_17 = add i10 %sext_ln1273_5, i10 1000

]]></Node>
<StgValue><ssdm name="add_ln813_17"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="10">
<![CDATA[
entry:132 %sext_ln813_10 = sext i10 %add_ln813_17

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:133 %add_ln813_18 = add i12 %sext_ln813_10, i12 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="add_ln813_18"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="12">
<![CDATA[
entry:134 %sext_ln813_11 = sext i12 %add_ln813_18

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:135 %add_ln813_19 = add i13 %sext_ln813_11, i13 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="add_ln813_19"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:136 %add_ln813_20 = add i12 %sext_ln70, i12 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="add_ln813_20"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="12">
<![CDATA[
entry:137 %sext_ln813_12 = sext i12 %add_ln813_20

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:138 %add_ln813_21 = add i13 %sext_ln813_12, i13 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln813_21"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:139 %add_ln813_22 = add i11 %sext_ln70_1, i11 2032

]]></Node>
<StgValue><ssdm name="add_ln813_22"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="11">
<![CDATA[
entry:140 %sext_ln813_13 = sext i11 %add_ln813_22

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:141 %add_ln813_23 = add i12 %sext_ln813_13, i12 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_23"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="12">
<![CDATA[
entry:142 %sext_ln813_14 = sext i12 %add_ln813_23

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:143 %add_ln813_24 = add i13 %sext_ln813_14, i13 %add_ln813_21

]]></Node>
<StgValue><ssdm name="add_ln813_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
entry:7 %zext_ln66 = zext i13 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %out_buf_4_addr = getelementptr i13 %out_buf_4, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_buf_4_addr"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %out_buf_3_addr = getelementptr i13 %out_buf_3, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_buf_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %out_buf_2_addr = getelementptr i13 %out_buf_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_buf_2_addr"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %out_buf_1_addr = getelementptr i13 %out_buf_1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_buf_1_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %out_buf_0_addr = getelementptr i13 %out_buf_0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_buf_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:14 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_5, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:144 %store_ln66 = store i13 %add_ln813_4, i13 %out_buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:145 %store_ln66 = store i13 %add_ln813_9, i13 %out_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:146 %store_ln66 = store i13 %add_ln813_14, i13 %out_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:147 %store_ln66 = store i13 %add_ln813_19, i13 %out_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:148 %store_ln66 = store i13 %add_ln813_24, i13 %out_buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
entry:149 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
