Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 21 11:37:52 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3964 |       |     23040 | 17.20 |
|   SLR1 -> SLR2                   |  2092 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1872 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 11145 |       |     23040 | 48.37 |
|   SLR0 -> SLR1                   |  4677 |       |           | 20.30 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6468 |       |           | 28.07 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15109 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1716 |  156 |
| SLR1      | 1989 |    0 | 6312 |
| SLR0      |  103 | 4574 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  47806 |  28411 |  7716 |  86.98 |  52.61 |  14.29 |
|   CLBL                     |  25022 |  14945 |  4044 |  85.46 |  51.04 |  13.81 |
|   CLBM                     |  22784 |  13466 |  3672 |  88.72 |  54.47 |  14.85 |
| CLB LUTs                   | 222744 | 154626 | 35333 |  50.66 |  35.79 |   8.18 |
|   LUT as Logic             | 188202 | 142641 | 32326 |  42.80 |  33.02 |   7.48 |
|     using O5 output only   |   1960 |    476 |  1011 |   0.45 |   0.11 |   0.23 |
|     using O6 output only   | 127222 | 102482 | 19480 |  28.94 |  23.72 |   4.51 |
|     using O5 and O6        |  59020 |  39683 | 11835 |  13.42 |   9.19 |   2.74 |
|   LUT as Memory            |  34542 |  11985 |  3007 |  16.81 |   6.06 |   1.52 |
|     LUT as Distributed RAM |  20520 |   3837 |  1660 |   9.99 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  20440 |   3622 |  1576 |   9.95 |   1.83 |   0.80 |
|     LUT as Shift Register  |  14022 |   8148 |  1347 |   6.83 |   4.12 |   0.68 |
|       using O5 output only |      0 |      4 |     0 |   0.00 |  <0.01 |   0.00 |
|       using O6 output only |   9568 |   5752 |  1217 |   4.66 |   2.91 |   0.62 |
|       using O5 and O6      |   4454 |   2392 |   130 |   2.17 |   1.21 |   0.07 |
| CLB Registers              | 355021 | 205753 | 60536 |  40.37 |  23.81 |   7.01 |
| CARRY8                     |  14804 |   9921 |   313 |  26.94 |  18.37 |   0.58 |
| F7 Muxes                   |   2604 |   2063 |  1054 |   1.18 |   0.96 |   0.49 |
| F8 Muxes                   |    712 |    605 |    47 |   0.65 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  263.5 |  236.5 |    94 |  39.21 |  35.19 |  13.99 |
|   RAMB36/FIFO              |    262 |    236 |    92 |  38.99 |  35.12 |  13.69 |
|     RAMB36E2 only          |    262 |    236 |    92 |  38.99 |  35.12 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     24 |     16 |     4 |   0.83 |   0.52 |   0.13 |
| Unique Control Sets        |   4853 |   2740 |  2718 |   4.42 |   2.54 |   2.52 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


