# Post-Synthesis Gate-Level Simulation Variables
sim.inputs:
  input_files:
    - "src/post-syn/fir.mapped.v"
    - "src/fir_tb.v"
  level: "syn"
  timing_annotated: true
  sdf_file: "src/post-syn/fir.mapped.sdf"
  all_regs: "src/post-syn/find_regs_paths.json"
  seq_cells: "src/post-syn/find_regs_cells.json"
  timescale: "1ns/10ps"
  options:
    - "-notice"
    - "-line"
    - "+lint=all"
    - "+v2k"
    - "-debug"
    - "-sverilog"
  top_module: "fir"
  tb_name: "fir_tb"
  defines: 
    - "CLOCK_PERIOD=1.00"
  defines_meta: append
