// Seed: 3945751703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input logic [7:0] id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = 1;
  rpmos #("", id_3[1]) (id_3, 1 == -1, -1, id_4);
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd95,
    parameter id_12 = 32'd99,
    parameter id_4  = 32'd62,
    parameter id_6  = 32'd97,
    parameter id_7  = 32'd83
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output reg id_8;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_5,
      id_9
  );
  inout wire _id_7;
  output wire _id_6;
  input logic [7:0] id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  logic id_11[id_4 : id_6];
  ;
  logic [1 : 1] _id_12;
  logic id_13;
  ;
  wire [id_12 : id_1  ==  1] id_14;
  always @(posedge id_13[-1] - !id_4) begin : LABEL_0
    id_8 <= id_5[id_7];
  end
endmodule
