;redcode
;assert 1
	SPL 0, #-392
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -205, <-127
	DJN -1, 107
	MOV -20, @30
	MOV -20, @30
	MOV -20, @30
	SUB -1, 900
	SUB <10, <102
	MOV -70, @230
	SUB <10, <106
	CMP -205, <-127
	SUB <-10, <-2
	ADD -1, 200
	MOV -1, <-20
	MOV -1, <-20
	ADD @121, 106
	JMZ <300, <10
	SUB 1, 300
	MOV -20, @30
	ADD 920, @930
	ADD 920, @930
	CMP 10, 70
	SUB @-121, 306
	SLT 10, @70
	SUB -1, 200
	SPL @0, #237
	SLT 10, @70
	SUB -1, 200
	SUB <10, <106
	SUB @127, 106
	SUB @-121, 306
	SUB @-121, 306
	MOV -1, <-20
	SUB @-121, 306
	SUB @-121, 306
	JMN -7, @-20
	MOV -7, <-20
	CMP <0, @2
	ADD -130, 89
	SUB #52, @271
	SLT -3, <-20
	SPL 0, #-392
	MOV -1, <-20
	SPL 0, #-392
	CMP -205, <-127
	MOV -1, <-20
	ADD 10, @70
	DJN 102, 60
	SUB -205, <-127
