

================================================================
== Vivado HLS Report for 'multiply'
================================================================
* Date:           Wed Apr 24 21:45:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   92|   92|   92|   92|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   90|   90|         2|          1|          1|    90|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.8>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ky)" [current_conv/current_conv.cpp:77]   --->   Operation 5 'read' 'ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kx)" [current_conv/current_conv.cpp:77]   --->   Operation 6 'read' 'kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chin)" [current_conv/current_conv.cpp:77]   --->   Operation 7 'read' 'chin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.47ns)   --->   "%tmp = icmp sgt i32 %kx_read, 0" [current_conv/current_conv.cpp:77]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %kx_read to i31" [current_conv/current_conv.cpp:77]   --->   Operation 9 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp, i31 %tmp_11, i31 0" [current_conv/current_conv.cpp:77]   --->   Operation 10 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32" [current_conv/current_conv.cpp:77]   --->   Operation 11 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_1 = icmp sgt i32 %ky_read, 0" [current_conv/current_conv.cpp:77]   --->   Operation 12 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %ky_read to i31" [current_conv/current_conv.cpp:77]   --->   Operation 13 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%smax1 = select i1 %tmp_1, i31 %tmp_12, i31 0" [current_conv/current_conv.cpp:77]   --->   Operation 14 'select' 'smax1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1 to i32" [current_conv/current_conv.cpp:77]   --->   Operation 15 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (8.24ns)   --->   "%tmp_2 = mul i32 %smax1_cast, %smax_cast" [current_conv/current_conv.cpp:84]   --->   Operation 16 'mul' 'tmp_2' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cast = zext i32 %ky_read to i64" [current_conv/current_conv.cpp:77]   --->   Operation 17 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kx_read to i64" [current_conv/current_conv.cpp:77]   --->   Operation 18 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast" [current_conv/current_conv.cpp:77]   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %chin_read to i96" [current_conv/current_conv.cpp:77]   --->   Operation 20 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [current_conv/current_conv.cpp:77]   --->   Operation 21 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (12.3ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_conv/current_conv.cpp:77]   --->   Operation 22 'mul' 'bound4' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:84]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 28.5>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i96 [ 0, %0 ], [ %indvar_flatten_next1, %.reset7 ]"   --->   Operation 24 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%index = phi i32 [ 0, %0 ], [ %index_mid2, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 25 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c = phi i31 [ 0, %0 ], [ %c_mid2, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 26 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset7 ]" [current_conv/current_conv.cpp:77]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%index_1 = phi i32 [ 0, %0 ], [ %index_1_mid2, %.reset7 ]" [current_conv/current_conv.cpp:90]   --->   Operation 28 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_mid2, %.reset7 ]" [current_conv/current_conv.cpp:90]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ 0.000000e+00, %0 ], [ %sum, %.reset7 ]"   --->   Operation 30 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%index_2 = phi i32 [ 0, %0 ], [ %tmp_10, %.reset7 ]" [current_conv/current_conv.cpp:95]   --->   Operation 31 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_1, %.reset7 ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_cast_mid1 = zext i31 %c to i32" [current_conv/current_conv.cpp:84]   --->   Operation 33 'zext' 'c_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %ky_read, %c_cast_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 34 'mul' 'tmp_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i31 %i to i32" [current_conv/current_conv.cpp:87]   --->   Operation 35 'zext' 'i_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%tmp_8 = add i32 %tmp_5, %i_cast_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 36 'add' 'tmp_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [current_conv/current_conv.cpp:90]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %j_cast, %kx_read" [current_conv/current_conv.cpp:90]   --->   Operation 38 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.12ns)   --->   "%exitcond_flatten1 = icmp eq i96 %indvar_flatten1, %bound4" [current_conv/current_conv.cpp:77]   --->   Operation 39 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.43ns)   --->   "%indvar_flatten_next1 = add i96 %indvar_flatten1, 1"   --->   Operation 40 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %2, label %.reset7" [current_conv/current_conv.cpp:77]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.52ns)   --->   "%c_s = add i31 %c, 1" [current_conv/current_conv.cpp:84]   --->   Operation 42 'add' 'c_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_cast = zext i31 %c_s to i32" [current_conv/current_conv.cpp:84]   --->   Operation 43 'zext' 'c_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%index_s = add i32 %tmp_2, %index" [current_conv/current_conv.cpp:95]   --->   Operation 44 'add' 'index_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [current_conv/current_conv.cpp:77]   --->   Operation 45 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.69ns)   --->   "%index_1_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_1" [current_conv/current_conv.cpp:77]   --->   Operation 46 'select' 'index_1_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%i_mid = select i1 %exitcond_flatten, i31 0, i31 %i" [current_conv/current_conv.cpp:77]   --->   Operation 47 'select' 'i_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node index_2_mid2)   --->   "%index_2_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_2" [current_conv/current_conv.cpp:77]   --->   Operation 48 'select' 'index_2_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (8.51ns)   --->   "%tmp_5_mid1 = mul nsw i32 %c_cast, %ky_read" [current_conv/current_conv.cpp:94]   --->   Operation 49 'mul' 'tmp_5_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid1)   --->   "%tmp_5_mid2 = select i1 %exitcond_flatten, i32 %tmp_5_mid1, i32 %tmp_5" [current_conv/current_conv.cpp:94]   --->   Operation 50 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_mid2_v)   --->   "%tmp_9_mid223_v = select i1 %exitcond_flatten, i32 %tmp_5_mid1, i32 %tmp_8" [current_conv/current_conv.cpp:94]   --->   Operation 51 'select' 'tmp_9_mid223_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [current_conv/current_conv.cpp:90]   --->   Operation 52 'select' 'j_cast_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%tmp_mid = select i1 %exitcond_flatten, i1 %tmp, i1 %tmp_s" [current_conv/current_conv.cpp:90]   --->   Operation 53 'select' 'tmp_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%index_mid2 = select i1 %exitcond_flatten, i32 %index_s, i32 %index" [current_conv/current_conv.cpp:77]   --->   Operation 54 'select' 'index_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.73ns)   --->   "%c_mid2 = select i1 %exitcond_flatten, i31 %c_s, i31 %c" [current_conv/current_conv.cpp:77]   --->   Operation 55 'select' 'c_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i_mid, 1" [current_conv/current_conv.cpp:87]   --->   Operation 56 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_7_dup = add i32 %smax_cast, %index_1_mid" [current_conv/current_conv.cpp:95]   --->   Operation 57 'add' 'tmp_7_dup' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid1)   --->   "%i_cast = zext i31 %i_1 to i32" [current_conv/current_conv.cpp:87]   --->   Operation 58 'zext' 'i_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.69ns) (out node of the LUT)   --->   "%index_2_mid2 = select i1 %tmp_mid, i32 %index_2_mid, i32 %tmp_7_dup" [current_conv/current_conv.cpp:90]   --->   Operation 59 'select' 'index_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_8_mid1 = add i32 %i_cast, %tmp_5_mid2" [current_conv/current_conv.cpp:94]   --->   Operation 60 'add' 'tmp_8_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_9_mid2_v = select i1 %tmp_mid, i32 %tmp_9_mid223_v, i32 %tmp_8_mid1" [current_conv/current_conv.cpp:94]   --->   Operation 61 'select' 'tmp_9_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (8.51ns)   --->   "%tmp_9_mid2 = mul i32 %tmp_9_mid2_v, %kx_read" [current_conv/current_conv.cpp:94]   --->   Operation 62 'mul' 'tmp_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid2 = select i1 %tmp_mid, i31 %j_cast_mid, i31 0" [current_conv/current_conv.cpp:90]   --->   Operation 63 'select' 'j_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%j_cast_mid2_cast = zext i31 %j_cast_mid2 to i32" [current_conv/current_conv.cpp:90]   --->   Operation 64 'zext' 'j_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%index_1_mid2 = select i1 %tmp_mid, i32 %index_1_mid, i32 %tmp_7_dup" [current_conv/current_conv.cpp:90]   --->   Operation 65 'select' 'index_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%i_mid2 = select i1 %tmp_mid, i31 %i_mid, i31 %i_1" [current_conv/current_conv.cpp:90]   --->   Operation 66 'select' 'i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:94]   --->   Operation 67 'sext' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%feature_buffer_addr = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_4" [current_conv/current_conv.cpp:94]   --->   Operation 68 'getelementptr' 'feature_buffer_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%feature_buffer_load = load float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 69 'load' 'feature_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 70 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_6 = add nsw i32 %j_cast_mid2_cast, %tmp_9_mid2" [current_conv/current_conv.cpp:94]   --->   Operation 70 'add' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %tmp_6 to i64" [current_conv/current_conv.cpp:94]   --->   Operation 71 'sext' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr [25600 x float]* %weight_buffer, i64 0, i64 %tmp_7" [current_conv/current_conv.cpp:94]   --->   Operation 72 'getelementptr' 'weight_buffer_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%weight_buffer_load = load float* %weight_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 73 'load' 'weight_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%tmp_10 = add nsw i32 %index_2_mid2, 1" [current_conv/current_conv.cpp:95]   --->   Operation 74 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.52ns)   --->   "%j_op = add i31 %j, 1" [current_conv/current_conv.cpp:90]   --->   Operation 75 'add' 'j_op' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node j_1)   --->   "%j_mid213_op = select i1 %exitcond_flatten, i31 1, i31 %j_op" [current_conv/current_conv.cpp:90]   --->   Operation 76 'select' 'j_mid213_op' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.73ns) (out node of the LUT)   --->   "%j_1 = select i1 %tmp_mid, i31 %j_mid213_op, i31 1" [current_conv/current_conv.cpp:90]   --->   Operation 77 'select' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1" [current_conv/current_conv.cpp:77]   --->   Operation 78 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op" [current_conv/current_conv.cpp:77]   --->   Operation 79 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 31.4>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 90, i64 90, i64 90)"   --->   Operation 80 'speclooptripcount' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [current_conv/current_conv.cpp:90]   --->   Operation 81 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:91]   --->   Operation 82 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%feature_buffer_load = load float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 83 'load' 'feature_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%weight_buffer_load = load float* %weight_buffer_addr, align 4" [current_conv/current_conv.cpp:94]   --->   Operation 84 'load' 'weight_buffer_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%tmp_9 = fmul float %feature_buffer_load, %weight_buffer_load" [current_conv/current_conv.cpp:94]   --->   Operation 85 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (28.2ns) (out node of the LUT)   --->   "%sum = fadd float %sum_2, %tmp_9" [current_conv/current_conv.cpp:94]   --->   Operation 86 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)" [current_conv/current_conv.cpp:96]   --->   Operation 87 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:90]   --->   Operation 88 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "ret float %sum_2" [current_conv/current_conv.cpp:100]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 20.8ns
The critical path consists of the following:
	wire read on port 'ky' (current_conv/current_conv.cpp:77) [6]  (0 ns)
	'mul' operation ('bound', current_conv/current_conv.cpp:77) [20]  (8.51 ns)
	'mul' operation ('bound4', current_conv/current_conv.cpp:77) [23]  (12.3 ns)

 <State 2>: 28.6ns
The critical path consists of the following:
	'phi' operation ('c', current_conv/current_conv.cpp:77) with incoming values : ('c_mid2', current_conv/current_conv.cpp:77) [28]  (0 ns)
	'add' operation ('c_s', current_conv/current_conv.cpp:84) [45]  (2.52 ns)
	'mul' operation ('tmp_5_mid1', current_conv/current_conv.cpp:94) [53]  (8.51 ns)
	'select' operation ('tmp_5_mid2', current_conv/current_conv.cpp:94) [54]  (0 ns)
	'add' operation ('tmp_8_mid1', current_conv/current_conv.cpp:94) [64]  (2.55 ns)
	'select' operation ('tmp_9_mid2_v', current_conv/current_conv.cpp:94) [65]  (0.698 ns)
	'mul' operation ('tmp_9_mid2', current_conv/current_conv.cpp:94) [66]  (8.51 ns)
	'add' operation ('tmp_6', current_conv/current_conv.cpp:94) [76]  (2.55 ns)
	'getelementptr' operation ('weight_buffer_addr', current_conv/current_conv.cpp:94) [78]  (0 ns)
	'load' operation ('weight_buffer_load', current_conv/current_conv.cpp:94) on array 'weight_buffer' [79]  (3.25 ns)

 <State 3>: 31.5ns
The critical path consists of the following:
	'load' operation ('feature_buffer_load', current_conv/current_conv.cpp:94) on array 'feature_buffer' [75]  (3.25 ns)
	'fmul' operation ('tmp_9', current_conv/current_conv.cpp:94) [80]  (0 ns)
	'fadd' operation ('sum', current_conv/current_conv.cpp:94) [81]  (28.2 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
