#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 31 18:59:55 2020
# Process ID: 23884
# Current directory: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1
# Command line: vivado -log double_dds_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source double_dds_wrapper.tcl -notrace
# Log file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper.vdi
# Journal file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source double_dds_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top double_dds_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/double_dds_adc1_offset_0.dcp' for cell 'double_dds_i/adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/double_dds_adc2_offset_0.dcp' for cell 'double_dds_i/adc2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0.dcp' for cell 'double_dds_i/conv_nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_2_0.dcp' for cell 'double_dds_i/conv_nco_counter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_3_0/double_dds_conv_nco_counter_3_0.dcp' for cell 'double_dds_i/conv_nco_counter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_4_0/double_dds_conv_nco_counter_4_0.dcp' for cell 'double_dds_i/conv_nco_counter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0.dcp' for cell 'double_dds_i/dataReal_to_ram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_data_pwm_0/double_dds_data_pwm_0.dcp' for cell 'double_dds_i/data_pwm'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/double_dds_dds1_offset_0.dcp' for cell 'double_dds_i/dds1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/double_dds_dds2_offset_0.dcp' for cell 'double_dds_i/dds2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds3_offset_0/double_dds_dds3_offset_0.dcp' for cell 'double_dds_i/dds3_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds4_offset_0/double_dds_dds4_offset_0.dcp' for cell 'double_dds_i/dds4_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/double_dds_dds_ampl_0.dcp' for cell 'double_dds_i/dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl1_0/double_dds_dds_ampl1_0.dcp' for cell 'double_dds_i/dds_ampl1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0.dcp' for cell 'double_dds_i/mixer_sin_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_2_0/double_dds_mixer_sin_2_0.dcp' for cell 'double_dds_i/mixer_sin_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_3_0/double_dds_mixer_sin_3_0.dcp' for cell 'double_dds_i/mixer_sin_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_4_0/double_dds_mixer_sin_4_0.dcp' for cell 'double_dds_i/mixer_sin_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/double_dds_nco_counter_1_0.dcp' for cell 'double_dds_i/nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0.dcp' for cell 'double_dds_i/nco_counter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_3_0/double_dds_nco_counter_3_0.dcp' for cell 'double_dds_i/nco_counter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_4_0/double_dds_nco_counter_4_0.dcp' for cell 'double_dds_i/nco_counter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.dcp' for cell 'double_dds_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.dcp' for cell 'double_dds_i/ps7_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/double_dds_pwm_axi_0_0.dcp' for cell 'double_dds_i/pwm_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_1_0/double_dds_pwm_axi_1_0.dcp' for cell 'double_dds_i/pwm_axi_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0.dcp' for cell 'double_dds_i/redpitaya_converters_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_xbar_0/double_dds_xbar_0.dcp' for cell 'double_dds_i/ps7_axi/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_auto_pc_0/double_dds_auto_pc_0.dcp' for cell 'double_dds_i/ps7_axi/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1697.492 ; gain = 1.000 ; free physical = 2652 ; free virtual = 16886
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.xdc] for cell 'double_dds_i/ps7/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.xdc] for cell 'double_dds_i/ps7/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0_board.xdc] for cell 'double_dds_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0_board.xdc] for cell 'double_dds_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.xdc] for cell 'double_dds_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.xdc] for cell 'double_dds_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds3_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds3_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds3_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds3_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds4_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds4_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds4_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds4_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc2_offset/U0'
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_dds_i/redpitaya_converters_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2306.691 ; gain = 463.812 ; free physical = 2147 ; free virtual = 16400
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_dds_i/redpitaya_converters_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_1/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_2/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_2/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl1_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl1_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl1/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_3_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_3/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_3_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_3/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_4_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_4/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_4_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_4/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_data_pwm_0/dataReal_to_ram.xdc] for cell 'double_dds_i/data_pwm/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_data_pwm_0/dataReal_to_ram.xdc] for cell 'double_dds_i/data_pwm/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/dataReal_to_ram.xdc] for cell 'double_dds_i/dataReal_to_ram_1/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/dataReal_to_ram.xdc] for cell 'double_dds_i/dataReal_to_ram_1/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc] for cell 'double_dds_i/pwm_axi_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_0_0/pwm_axi.xdc] for cell 'double_dds_i/pwm_axi_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_1_0/pwm_axi.xdc] for cell 'double_dds_i/pwm_axi_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_pwm_axi_1_0/pwm_axi.xdc] for cell 'double_dds_i/pwm_axi_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.719 ; gain = 0.000 ; free physical = 2151 ; free virtual = 16405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2322.719 ; gain = 885.406 ; free physical = 2151 ; free virtual = 16405
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2341.676 ; gain = 18.957 ; free physical = 2137 ; free virtual = 16398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1158b2716

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2360.520 ; gain = 18.844 ; free physical = 2130 ; free virtual = 16392

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10fcea53c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16243
INFO: [Opt 31-389] Phase Retarget created 280 cells and removed 354 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b732dfee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16243
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 27 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 170a7fda8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16243
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1198 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 170a7fda8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1977 ; free virtual = 16242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 170a7fda8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1977 ; free virtual = 16242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 170a7fda8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1977 ; free virtual = 16242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             280  |             354  |                                              0  |
|  Constant propagation         |               1  |              27  |                                              0  |
|  Sweep                        |               0  |            1198  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1977 ; free virtual = 16242
Ending Logic Optimization Task | Checksum: 21d412ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2499.520 ; gain = 0.000 ; free physical = 1977 ; free virtual = 16242

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.320 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 19c95f186

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1936 ; free virtual = 16216
Ending Power Optimization Task | Checksum: 19c95f186

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.195 ; gain = 228.676 ; free physical = 1935 ; free virtual = 16223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19c95f186

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1935 ; free virtual = 16222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1935 ; free virtual = 16222
Ending Netlist Obfuscation Task | Checksum: 2439f59c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1935 ; free virtual = 16222
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.195 ; gain = 405.477 ; free physical = 1935 ; free virtual = 16222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1935 ; free virtual = 16222
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2728.195 ; gain = 0.000 ; free physical = 1930 ; free virtual = 16221
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file double_dds_wrapper_drc_opted.rpt -pb double_dds_wrapper_drc_opted.pb -rpx double_dds_wrapper_drc_opted.rpx
Command: report_drc -file double_dds_wrapper_drc_opted.rpt -pb double_dds_wrapper_drc_opted.pb -rpx double_dds_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16220
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 182321a4a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16220
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16220

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'pwm_1' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'pwm_o' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e732b193

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1926 ; free virtual = 16209

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2086f4cbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1918 ; free virtual = 16203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2086f4cbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1918 ; free virtual = 16203
Phase 1 Placer Initialization | Checksum: 2086f4cbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1918 ; free virtual = 16203

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184e913b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16199

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 85 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 1 new cell, deleted 38 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1894 ; free virtual = 16192

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             38  |                    39  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             38  |                    39  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16d7122de

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1897 ; free virtual = 16193
Phase 2.2 Global Placement Core | Checksum: 1193e0bd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1910 ; free virtual = 16193
Phase 2 Global Placement | Checksum: 1193e0bd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1911 ; free virtual = 16194

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e749abe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1911 ; free virtual = 16194

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d87a9f27

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1909 ; free virtual = 16193

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21c5514f9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1908 ; free virtual = 16192

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cca911d0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1908 ; free virtual = 16192

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d2ed32fd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1886 ; free virtual = 16193

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15e6f4880

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1897 ; free virtual = 16191

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2341b1309

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16188

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13af85b08

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16188
Phase 3 Detail Placement | Checksum: 13af85b08

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16189

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 262cb9abf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net double_dds_i/ps7_rst/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 262cb9abf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1898 ; free virtual = 16188
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.525. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2854dcff6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1885 ; free virtual = 16188
Phase 4.1 Post Commit Optimization | Checksum: 2854dcff6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1885 ; free virtual = 16187

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2854dcff6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1885 ; free virtual = 16187

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2854dcff6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1886 ; free virtual = 16188

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1886 ; free virtual = 16188
Phase 4.4 Final Placement Cleanup | Checksum: 1f8caefd2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1898 ; free virtual = 16188
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f8caefd2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1898 ; free virtual = 16188
Ending Placer Task | Checksum: 1005167dc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1893 ; free virtual = 16188
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1896 ; free virtual = 16191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1896 ; free virtual = 16191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1886 ; free virtual = 16182
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file double_dds_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1880 ; free virtual = 16181
INFO: [runtcl-4] Executing : report_utilization -file double_dds_wrapper_utilization_placed.rpt -pb double_dds_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file double_dds_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1901 ; free virtual = 16190
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1884 ; free virtual = 16173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1855 ; free virtual = 16161
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal pwm_1 has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal pwm_o has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: dc555125 ConstDB: 0 ShapeSum: 23fc16b7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 155cffbca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1800 ; free virtual = 16094
Post Restoration Checksum: NetGraph: 9e131d68 NumContArr: b7bcde62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 155cffbca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1801 ; free virtual = 16095

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 155cffbca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1784 ; free virtual = 16078

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 155cffbca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1784 ; free virtual = 16078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20dea4f4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1757 ; free virtual = 16069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.646  | TNS=0.000  | WHS=-0.358 | THS=-125.454|

Phase 2 Router Initialization | Checksum: 2ac5fc905

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1771 ; free virtual = 16066

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6909
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6909
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b97249d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1757 ; free virtual = 16064

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 905
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d04642ff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1767 ; free virtual = 16061
Phase 4 Rip-up And Reroute | Checksum: d04642ff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1767 ; free virtual = 16061

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c2e413fa

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1766 ; free virtual = 16060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c2e413fa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1766 ; free virtual = 16060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c2e413fa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1766 ; free virtual = 16061
Phase 5 Delay and Skew Optimization | Checksum: 1c2e413fa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1766 ; free virtual = 16061

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 163382dd5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1765 ; free virtual = 16060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1736c5b2e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1765 ; free virtual = 16060
Phase 6 Post Hold Fix | Checksum: 1736c5b2e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1765 ; free virtual = 16060

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.82798 %
  Global Horizontal Routing Utilization  = 4.61627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16def19ff

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1765 ; free virtual = 16060

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16def19ff

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1764 ; free virtual = 16059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a6502f0d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1755 ; free virtual = 16062

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a6502f0d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1755 ; free virtual = 16063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1773 ; free virtual = 16080

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1773 ; free virtual = 16080
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1773 ; free virtual = 16080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1749 ; free virtual = 16070
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file double_dds_wrapper_drc_routed.rpt -pb double_dds_wrapper_drc_routed.pb -rpx double_dds_wrapper_drc_routed.rpx
Command: report_drc -file double_dds_wrapper_drc_routed.rpt -pb double_dds_wrapper_drc_routed.pb -rpx double_dds_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1769 ; free virtual = 16073
INFO: [runtcl-4] Executing : report_methodology -file double_dds_wrapper_methodology_drc_routed.rpt -pb double_dds_wrapper_methodology_drc_routed.pb -rpx double_dds_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file double_dds_wrapper_methodology_drc_routed.rpt -pb double_dds_wrapper_methodology_drc_routed.pb -rpx double_dds_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1773 ; free virtual = 16069
INFO: [runtcl-4] Executing : report_power -file double_dds_wrapper_power_routed.rpt -pb double_dds_wrapper_power_summary_routed.pb -rpx double_dds_wrapper_power_routed.rpx
Command: report_power -file double_dds_wrapper_power_routed.rpt -pb double_dds_wrapper_power_summary_routed.pb -rpx double_dds_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
138 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.199 ; gain = 0.000 ; free physical = 1756 ; free virtual = 16055
INFO: [runtcl-4] Executing : report_route_status -file double_dds_wrapper_route_status.rpt -pb double_dds_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -pb double_dds_wrapper_timing_summary_routed.pb -rpx double_dds_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file double_dds_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file double_dds_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file double_dds_wrapper_bus_skew_routed.rpt -pb double_dds_wrapper_bus_skew_routed.pb -rpx double_dds_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 31 19:03:24 2020...
