// Seed: 1704739563
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    inout supply1 id_4
    , id_6
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  or primCall (id_2, id_3, id_4, id_5);
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic id_6;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
