<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p191" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_191{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_191{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_191{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_191{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_191{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t6_191{left:162px;bottom:1038px;letter-spacing:0.11px;word-spacing:0.1px;}
#t7_191{left:96px;bottom:1005px;letter-spacing:0.1px;word-spacing:-0.34px;}
#t8_191{left:96px;bottom:974px;}
#t9_191{left:124px;bottom:974px;letter-spacing:0.09px;word-spacing:-0.29px;}
#ta_191{left:96px;bottom:947px;}
#tb_191{left:124px;bottom:947px;letter-spacing:0.16px;word-spacing:-0.36px;}
#tc_191{left:96px;bottom:911px;letter-spacing:0.11px;word-spacing:-0.65px;}
#td_191{left:96px;bottom:890px;letter-spacing:0.12px;word-spacing:-0.41px;}
#te_191{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tf_191{left:96px;bottom:847px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tg_191{left:96px;bottom:826px;letter-spacing:0.06px;word-spacing:-0.36px;}
#th_191{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:-1.01px;}
#ti_191{left:96px;bottom:769px;letter-spacing:0.13px;word-spacing:-1.09px;}
#tj_191{left:96px;bottom:748px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tk_191{left:96px;bottom:727px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tl_191{left:96px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tm_191{left:96px;bottom:684px;letter-spacing:0.09px;word-spacing:-0.35px;}
#tn_191{left:96px;bottom:644px;letter-spacing:0.18px;}
#to_191{left:147px;bottom:644px;letter-spacing:0.18px;word-spacing:0.03px;}
#tp_191{left:96px;bottom:609px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tq_191{left:96px;bottom:588px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tr_191{left:96px;bottom:566px;letter-spacing:0.15px;word-spacing:-1.17px;}
#ts_191{left:452px;bottom:566px;letter-spacing:0.14px;word-spacing:-1.17px;}
#tt_191{left:96px;bottom:545px;letter-spacing:0.13px;word-spacing:-0.32px;}
#tu_191{left:96px;bottom:523px;letter-spacing:0.15px;word-spacing:-0.4px;}
#tv_191{left:96px;bottom:484px;letter-spacing:0.12px;}
#tw_191{left:162px;bottom:484px;letter-spacing:0.14px;word-spacing:0.05px;}
#tx_191{left:96px;bottom:450px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_191{left:96px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.51px;}
#tz_191{left:96px;bottom:398px;}
#t10_191{left:124px;bottom:398px;letter-spacing:0.14px;word-spacing:-0.38px;}
#t11_191{left:124px;bottom:377px;letter-spacing:0.17px;}
#t12_191{left:96px;bottom:349px;}
#t13_191{left:124px;bottom:349px;letter-spacing:0.15px;word-spacing:-0.5px;}
#t14_191{left:124px;bottom:328px;letter-spacing:0.17px;}
#t15_191{left:96px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t16_191{left:96px;bottom:271px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_191{left:96px;bottom:250px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_191{left:96px;bottom:228px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t19_191{left:96px;bottom:207px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t1a_191{left:96px;bottom:167px;letter-spacing:0.12px;}
#t1b_191{left:162px;bottom:167px;letter-spacing:0.15px;word-spacing:0.05px;}
#t1c_191{left:96px;bottom:134px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1d_191{left:96px;bottom:112px;letter-spacing:0.16px;word-spacing:-0.57px;}
#t1e_191{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_191{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_191{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_191{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_191{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_191{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts191" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg191Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg191" style="-webkit-user-select: none;"><object width="935" height="1210" data="191/191.svg" type="image/svg+xml" id="pdf191" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_191" class="t s1_191">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_191" class="t s1_191">155 </span>
<span id="t3_191" class="t s1_191">24592—Rev. 3.23—October 2020 </span><span id="t4_191" class="t s1_191">AMD64 Technology </span>
<span id="t5_191" class="t s2_191">4.6.1.4 </span><span id="t6_191" class="t s2_191">Vector Conditional Moves </span>
<span id="t7_191" class="t s3_191">XOP instruction set includes the vector conditional move instructions: </span>
<span id="t8_191" class="t s4_191">• </span><span id="t9_191" class="t s3_191">VPCMOV—Vector Conditional Moves </span>
<span id="ta_191" class="t s4_191">• </span><span id="tb_191" class="t s3_191">VPPERM—Packed Permute Bytes </span>
<span id="tc_191" class="t s3_191">The VPCMOV instruction implements the C/C++ language ternary ‘?’ operator a bit level. Each bit of </span>
<span id="td_191" class="t s3_191">the destination YMM/XMM register is copied from the corresponding bit of either the first or second </span>
<span id="te_191" class="t s3_191">source operand based on the value of the corresponding bit of a third source operand. This instruction </span>
<span id="tf_191" class="t s3_191">has both 128-bit and 256-bit forms. The VPCMOV instruction allows either the second or the third </span>
<span id="tg_191" class="t s3_191">operand to be source from memory, based on the XOP.W bit. </span>
<span id="th_191" class="t s3_191">The VPPERM instruction performs vector permutation on a packed array of 32 bytes composed of two </span>
<span id="ti_191" class="t s3_191">16-byte input operands. The VPPERM instruction replaces each destination byte with 00h, FFh, or one </span>
<span id="tj_191" class="t s3_191">of the 32 bytes of the packed array. A byte selected from the array may have an additional operation </span>
<span id="tk_191" class="t s3_191">such as NOT or bit reversal applied to it, before it is written to the destination. The action for each </span>
<span id="tl_191" class="t s3_191">destination byte is determined by a corresponding control byte. The VPPERM instruction allows </span>
<span id="tm_191" class="t s3_191">either the second 16-byte input array or the control array to be memory based, per the XOP.W bit. </span>
<span id="tn_191" class="t s2_191">4.6.2 </span><span id="to_191" class="t s2_191">Data Conversion </span>
<span id="tp_191" class="t s3_191">The integer data-conversion instructions convert integer operands to floating-point operands. These </span>
<span id="tq_191" class="t s3_191">instructions take integer source operands. For data-conversion instructions that take floating-point </span>
<span id="tr_191" class="t s3_191">source operands, see “Data Conversion” on page </span><span id="ts_191" class="t s3_191">190. For data-conversion instructions that take 64-bit </span>
<span id="tt_191" class="t s3_191">source operands, see Section 5.6.4 “Data Conversion” on page 257 and Section 5.7.2 “Data </span>
<span id="tu_191" class="t s3_191">Conversion” on page 271. </span>
<span id="tv_191" class="t s2_191">4.6.2.1 </span><span id="tw_191" class="t s2_191">Convert Integer to Floating-Point </span>
<span id="tx_191" class="t s3_191">These instructions convert integer data types in a YMM/XMM register or memory into floating-point </span>
<span id="ty_191" class="t s3_191">data types in a YMM/XMM register. </span>
<span id="tz_191" class="t s4_191">• </span><span id="t10_191" class="t s3_191">(V)CVTDQ2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating- </span>
<span id="t11_191" class="t s3_191">Point </span>
<span id="t12_191" class="t s4_191">• </span><span id="t13_191" class="t s3_191">(V)CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating- </span>
<span id="t14_191" class="t s3_191">Point </span>
<span id="t15_191" class="t s3_191">The (V)CVTDQ2PS instruction converts four (eight, for 256-bit form) 32-bit signed integer values in </span>
<span id="t16_191" class="t s3_191">the second operand to four (eight) single-precision floating-point values and writes the converted </span>
<span id="t17_191" class="t s3_191">values to the specified XMM (YMM) register. If the result of the conversion is an inexact value, the </span>
<span id="t18_191" class="t s3_191">value is rounded. The (V)CVTDQ2PD instruction is analogous to (V)CVTDQ2PS except that it </span>
<span id="t19_191" class="t s3_191">converts two (four) 64-bit signed integer values to two (four) double-precision floating-point values. </span>
<span id="t1a_191" class="t s2_191">4.6.2.2 </span><span id="t1b_191" class="t s2_191">Convert MMX Integer to Floating-Point </span>
<span id="t1c_191" class="t s3_191">These instructions convert integer data types in MMX registers or memory into floating-point data </span>
<span id="t1d_191" class="t s3_191">types in XMM registers. </span>
<span id="t1e_191" class="t s5_191">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
