@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\cell6.v":23:4:23:9|Replicating instance _key_core.qb3.intQ (in view: work.POKEY_Top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\cell6.v":23:4:23:9|Replicating instance _key_core.qb5.intQ (in view: work.POKEY_Top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\io_core.v":106:4:106:9|Replicating instance _io_core.AQ[3] (in view: work.POKEY_Top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\io_core.v":106:4:106:9|Replicating instance _io_core.AQ[1] (in view: work.POKEY_Top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\aud_control.v":65:4:65:9|Replicating instance _aud3.I (in view: work.POKEY_Top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\cell6.v":23:4:23:9|Replicating instance _key_core.qb1.intQ (in view: work.POKEY_Top(verilog)) with 8 loads 1 time to improve timing.
@N: FX1017 :"d:\work\arcade+projects\atari_pokey\fpga\prototype2\prototype2\pokey_top.v":7:10:7:15|SB_GB inserted on the net clk179_c.
@N: FX1017 :|SB_GB inserted on the net enn.
@N: FX1017 :|SB_GB inserted on the net enp.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.edf
@N: MT615 |Found clock Prototype2_pll|PLLOUTGLOBAL_derived_clock with period 8508.17ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
