

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Jul 11 11:48:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21636|    21636| 0.216 ms | 0.216 ms |  21636|  21636|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop  |    21634|    21634|         4|          1|          1|  21632|    yes   |
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %1" [max_pool_1.cpp:9]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten117 = phi i15 [ 0, %0 ], [ %add_ln9, %Pool_Col_Loop_end ]" [max_pool_1.cpp:9]   --->   Operation 8 'phi' 'indvar_flatten117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln32_5, %Pool_Col_Loop_end ]" [max_pool_1.cpp:32]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i10 [ 0, %0 ], [ %select_ln12_10, %Pool_Col_Loop_end ]" [max_pool_1.cpp:12]   --->   Operation 10 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln12_7, %Pool_Col_Loop_end ]" [max_pool_1.cpp:12]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i7 [ 0, %0 ], [ %select_ln15_8, %Pool_Col_Loop_end ]" [max_pool_1.cpp:15]   --->   Operation 12 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln15_6, %Pool_Col_Loop_end ]" [max_pool_1.cpp:15]   --->   Operation 13 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln19_10, %Pool_Col_Loop_end ]" [max_pool_1.cpp:19]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %select_ln19_9, %Pool_Col_Loop_end ]" [max_pool_1.cpp:19]   --->   Operation 15 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%max_4 = phi float [ 0.000000e+00, %0 ], [ %max_2, %Pool_Col_Loop_end ]"   --->   Operation 16 'phi' 'max_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %0 ], [ %mpc, %Pool_Col_Loop_end ]"   --->   Operation 17 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [max_pool_1.cpp:29]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %mpr_0 to i5" [max_pool_1.cpp:19]   --->   Operation 19 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%i = add i5 %shl_ln, %zext_ln19" [max_pool_1.cpp:29]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.38ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten117, -11136" [max_pool_1.cpp:9]   --->   Operation 21 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.56ns)   --->   "%add_ln9 = add i15 %indvar_flatten117, 1" [max_pool_1.cpp:9]   --->   Operation 22 'add' 'add_ln9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %Pool_Col_Loop_begin" [max_pool_1.cpp:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%f = add i6 1, %f_0" [max_pool_1.cpp:9]   --->   Operation 24 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.19ns)   --->   "%icmp_ln12 = icmp eq i10 %indvar_flatten63, -348" [max_pool_1.cpp:12]   --->   Operation 25 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "%select_ln32 = select i1 %icmp_ln12, i4 0, i4 %r_0" [max_pool_1.cpp:32]   --->   Operation 26 'select' 'select_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.75ns)   --->   "%select_ln32_5 = select i1 %icmp_ln12, i6 %f, i6 %f_0" [max_pool_1.cpp:32]   --->   Operation 27 'select' 'select_ln32_5' <Predicate = (!icmp_ln9)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_6)   --->   "%select_ln32_6 = select i1 %icmp_ln12, i5 0, i5 %shl_ln" [max_pool_1.cpp:32]   --->   Operation 28 'select' 'select_ln32_6' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns)   --->   "%xor_ln32 = xor i1 %icmp_ln12, true" [max_pool_1.cpp:32]   --->   Operation 29 'xor' 'xor_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%trunc_ln19 = trunc i2 %mpr_0 to i1" [max_pool_1.cpp:19]   --->   Operation 30 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%and_ln32_7 = and i1 %trunc_ln19, %xor_ln32" [max_pool_1.cpp:32]   --->   Operation 31 'and' 'and_ln32_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_7)   --->   "%select_ln32_7 = select i1 %icmp_ln12, i5 0, i5 %i" [max_pool_1.cpp:32]   --->   Operation 32 'select' 'select_ln32_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln37 = icmp eq i2 %mpr_0, 1" [max_pool_1.cpp:37]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_8)   --->   "%and_ln32_8 = and i1 %icmp_ln37, %xor_ln32" [max_pool_1.cpp:32]   --->   Operation 34 'and' 'and_ln32_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [max_pool_1.cpp:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_4)   --->   "%and_ln32_9 = and i1 %icmp_ln22, %xor_ln32" [max_pool_1.cpp:32]   --->   Operation 36 'and' 'and_ln32_9' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.12ns)   --->   "%icmp_ln19 = icmp eq i4 %indvar_flatten, 4" [max_pool_1.cpp:19]   --->   Operation 37 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_6)   --->   "%and_ln32_10 = and i1 %icmp_ln19, %xor_ln32" [max_pool_1.cpp:32]   --->   Operation 38 'and' 'and_ln32_10' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%icmp_ln15 = icmp eq i7 %indvar_flatten24, 52" [max_pool_1.cpp:15]   --->   Operation 39 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%and_ln32_11 = and i1 %icmp_ln15, %xor_ln32" [max_pool_1.cpp:32]   --->   Operation 40 'and' 'and_ln32_11' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%r = add i4 1, %select_ln32" [max_pool_1.cpp:12]   --->   Operation 41 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%or_ln12 = or i1 %and_ln32_11, %icmp_ln12" [max_pool_1.cpp:12]   --->   Operation 42 'or' 'or_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.65ns)   --->   "%select_ln12 = select i1 %or_ln12, i4 0, i4 %c_0" [max_pool_1.cpp:12]   --->   Operation 43 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln29_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [max_pool_1.cpp:29]   --->   Operation 44 'bitconcatenate' 'shl_ln29_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln12_6 = select i1 %and_ln32_11, i5 %shl_ln29_mid1, i5 %select_ln32_6" [max_pool_1.cpp:12]   --->   Operation 45 'select' 'select_ln12_6' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%select_ln12_7 = select i1 %and_ln32_11, i4 %r, i4 %select_ln32" [max_pool_1.cpp:12]   --->   Operation 46 'select' 'select_ln12_7' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12 = xor i1 %icmp_ln15, true" [max_pool_1.cpp:12]   --->   Operation 47 'xor' 'xor_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %icmp_ln12, %xor_ln12" [max_pool_1.cpp:12]   --->   Operation 48 'or' 'or_ln12_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%and_ln12 = and i1 %and_ln32_7, %or_ln12_2" [max_pool_1.cpp:12]   --->   Operation 49 'and' 'and_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_7)   --->   "%select_ln12_9 = select i1 %and_ln32_11, i5 %shl_ln29_mid1, i5 %select_ln32_7" [max_pool_1.cpp:12]   --->   Operation 50 'select' 'select_ln12_9' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_8)   --->   "%and_ln12_4 = and i1 %and_ln32_8, %or_ln12_2" [max_pool_1.cpp:12]   --->   Operation 51 'and' 'and_ln12_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_4)   --->   "%and_ln12_5 = and i1 %and_ln32_9, %or_ln12_2" [max_pool_1.cpp:12]   --->   Operation 52 'and' 'and_ln12_5' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln12_6 = and i1 %and_ln32_10, %or_ln12_2" [max_pool_1.cpp:12]   --->   Operation 53 'and' 'and_ln12_6' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.36ns)   --->   "%c = add i4 1, %select_ln12" [max_pool_1.cpp:15]   --->   Operation 54 'add' 'c' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%or_ln15 = or i1 %and_ln12_6, %and_ln32_11" [max_pool_1.cpp:15]   --->   Operation 55 'or' 'or_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln15_2 = or i1 %or_ln15, %icmp_ln12" [max_pool_1.cpp:15]   --->   Operation 56 'or' 'or_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.62ns)   --->   "%select_ln15 = select i1 %or_ln15_2, i2 0, i2 %mpr_0" [max_pool_1.cpp:15]   --->   Operation 57 'select' 'select_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.65ns)   --->   "%select_ln15_6 = select i1 %and_ln12_6, i4 %c, i4 %select_ln12" [max_pool_1.cpp:15]   --->   Operation 58 'select' 'select_ln15_6' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.61ns)   --->   "%xor_ln15 = xor i1 %and_ln12_6, true" [max_pool_1.cpp:15]   --->   Operation 59 'xor' 'xor_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%and_ln15 = and i1 %and_ln12, %xor_ln15" [max_pool_1.cpp:15]   --->   Operation 60 'and' 'and_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln15_7 = select i1 %and_ln12_6, i5 %select_ln12_6, i5 %select_ln12_9" [max_pool_1.cpp:15]   --->   Operation 61 'select' 'select_ln15_7' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_8)   --->   "%and_ln15_3 = and i1 %and_ln12_4, %xor_ln15" [max_pool_1.cpp:15]   --->   Operation 62 'and' 'and_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln15_4 = and i1 %and_ln12_5, %xor_ln15" [max_pool_1.cpp:15]   --->   Operation 63 'and' 'and_ln15_4' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %select_ln15" [max_pool_1.cpp:19]   --->   Operation 64 'add' 'mpr' <Predicate = (!icmp_ln9)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %and_ln15_4, %and_ln12_6" [max_pool_1.cpp:19]   --->   Operation 65 'or' 'or_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_2 = or i1 %or_ln19, %or_ln12" [max_pool_1.cpp:19]   --->   Operation 66 'or' 'or_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %or_ln19_2, i2 0, i2 %mpc_0" [max_pool_1.cpp:19]   --->   Operation 67 'select' 'select_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_6)   --->   "%trunc_ln19_2 = trunc i2 %mpr to i1" [max_pool_1.cpp:19]   --->   Operation 68 'trunc' 'trunc_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln19_6 = select i1 %and_ln15_4, i1 %trunc_ln19_2, i1 %and_ln15" [max_pool_1.cpp:19]   --->   Operation 69 'select' 'select_ln19_6' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i2 %mpr to i5" [max_pool_1.cpp:19]   --->   Operation 70 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.36ns)   --->   "%add_ln29_2 = add i5 %select_ln12_6, %zext_ln19_2" [max_pool_1.cpp:29]   --->   Operation 71 'add' 'add_ln29_2' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln19_7 = select i1 %and_ln15_4, i5 %add_ln29_2, i5 %select_ln15_7" [max_pool_1.cpp:19]   --->   Operation 72 'select' 'select_ln19_7' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln37_3 = icmp eq i2 %select_ln15, 0" [max_pool_1.cpp:37]   --->   Operation 73 'icmp' 'icmp_ln37_3' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln19_8 = select i1 %and_ln15_4, i1 %icmp_ln37_3, i1 %and_ln15_3" [max_pool_1.cpp:19]   --->   Operation 74 'select' 'select_ln19_8' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.62ns)   --->   "%select_ln19_9 = select i1 %and_ln15_4, i2 %mpr, i2 %select_ln15" [max_pool_1.cpp:19]   --->   Operation 75 'select' 'select_ln19_9' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.61ns)   --->   "%icmp_ln37_2 = icmp eq i2 %select_ln19, 1" [max_pool_1.cpp:37]   --->   Operation 76 'icmp' 'icmp_ln37_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %select_ln19_8, %icmp_ln37_2" [max_pool_1.cpp:37]   --->   Operation 77 'and' 'and_ln37' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %and_ln37, label %2, label %Pool_Col_Loop_end" [max_pool_1.cpp:37]   --->   Operation 78 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%mpc = add i2 %select_ln19, 1" [max_pool_1.cpp:22]   --->   Operation 79 'add' 'mpc' <Predicate = (!icmp_ln9)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.36ns)   --->   "%add_ln19 = add i4 %indvar_flatten, 1" [max_pool_1.cpp:19]   --->   Operation 80 'add' 'add_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.65ns)   --->   "%select_ln19_10 = select i1 %or_ln15_2, i4 1, i4 %add_ln19" [max_pool_1.cpp:19]   --->   Operation 81 'select' 'select_ln19_10' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.38ns)   --->   "%add_ln15_2 = add i7 %indvar_flatten24, 1" [max_pool_1.cpp:15]   --->   Operation 82 'add' 'add_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.66ns)   --->   "%select_ln15_8 = select i1 %or_ln12, i7 1, i7 %add_ln15_2" [max_pool_1.cpp:15]   --->   Operation 83 'select' 'select_ln15_8' <Predicate = (!icmp_ln9)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.44ns)   --->   "%add_ln12_2 = add i10 %indvar_flatten63, 1" [max_pool_1.cpp:12]   --->   Operation 84 'add' 'add_ln12_2' <Predicate = (!icmp_ln9)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.66ns)   --->   "%select_ln12_10 = select i1 %icmp_ln12, i10 1, i10 %add_ln12_2" [max_pool_1.cpp:12]   --->   Operation 85 'select' 'select_ln12_10' <Predicate = (!icmp_ln9)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.81>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %select_ln32_5 to i16" [max_pool_1.cpp:32]   --->   Operation 86 'zext' 'zext_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i6 %select_ln32_5 to i14" [max_pool_1.cpp:32]   --->   Operation 87 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln12_7 to i8" [max_pool_1.cpp:39]   --->   Operation 88 'zext' 'zext_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.84ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i8 13, %zext_ln39" [max_pool_1.cpp:39]   --->   Operation 89 'mul' 'mul_ln39' <Predicate = (!icmp_ln9)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [max_pool_1.cpp:30]   --->   Operation 90 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln9 & !or_ln12 & !and_ln12_6)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%select_ln12_8 = select i1 %or_ln12, i5 0, i5 %shl_ln2" [max_pool_1.cpp:12]   --->   Operation 91 'select' 'select_ln12_8' <Predicate = (!icmp_ln9 & !and_ln12_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%shl_ln30_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c, i1 false)" [max_pool_1.cpp:30]   --->   Operation 92 'bitconcatenate' 'shl_ln30_mid1' <Predicate = (!icmp_ln9 & and_ln12_6)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%select_ln15_5 = select i1 %and_ln12_6, i5 %shl_ln30_mid1, i5 %select_ln12_8" [max_pool_1.cpp:15]   --->   Operation 93 'select' 'select_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %select_ln15_6 to i8" [max_pool_1.cpp:15]   --->   Operation 94 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.75ns) (root node of the DSP)   --->   "%add_ln39 = add i8 %zext_ln15, %mul_ln39" [max_pool_1.cpp:39]   --->   Operation 95 'add' 'add_ln39' <Predicate = (!icmp_ln9)> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln39, i5 0)" [max_pool_1.cpp:39]   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i13 %tmp_2 to i14" [max_pool_1.cpp:39]   --->   Operation 97 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.51ns)   --->   "%add_ln39_3 = add i14 %zext_ln32_5, %zext_ln39_4" [max_pool_1.cpp:39]   --->   Operation 98 'add' 'add_ln39_3' <Predicate = (!icmp_ln9)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i14 %add_ln39_3 to i64" [max_pool_1.cpp:39]   --->   Operation 99 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [5408 x float]* %max_pool_out, i64 0, i64 %zext_ln39_5" [max_pool_1.cpp:39]   --->   Operation 100 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i5 %select_ln19_7 to i10" [max_pool_1.cpp:32]   --->   Operation 101 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.84ns) (grouped into DSP with root node add_ln32)   --->   "%mul_ln32 = mul i10 26, %zext_ln32_6" [max_pool_1.cpp:32]   --->   Operation 102 'mul' 'mul_ln32' <Predicate = (!icmp_ln9)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%zext_ln22 = zext i2 %select_ln19 to i5" [max_pool_1.cpp:22]   --->   Operation 103 'zext' 'zext_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.36ns) (out node of the LUT)   --->   "%j = add i5 %select_ln15_5, %zext_ln22" [max_pool_1.cpp:30]   --->   Operation 104 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln32_7 = zext i5 %j to i10" [max_pool_1.cpp:32]   --->   Operation 105 'zext' 'zext_ln32_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.75ns) (root node of the DSP)   --->   "%add_ln32 = add i10 %zext_ln32_7, %mul_ln32" [max_pool_1.cpp:32]   --->   Operation 106 'add' 'add_ln32' <Predicate = (!icmp_ln9)> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln32, i5 0)" [max_pool_1.cpp:32]   --->   Operation 107 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln32_8 = zext i15 %tmp_3 to i16" [max_pool_1.cpp:32]   --->   Operation 108 'zext' 'zext_ln32_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.56ns)   --->   "%add_ln32_2 = add i16 %zext_ln32, %zext_ln32_8" [max_pool_1.cpp:32]   --->   Operation 109 'add' 'add_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln32_9 = zext i16 %add_ln32_2 to i64" [max_pool_1.cpp:32]   --->   Operation 110 'zext' 'zext_ln32_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln32_9" [max_pool_1.cpp:32]   --->   Operation 111 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (2.66ns)   --->   "%max = load float* %conv_out_addr, align 4" [max_pool_1.cpp:32]   --->   Operation 112 'load' 'max' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%trunc_ln22 = trunc i2 %select_ln19 to i1" [max_pool_1.cpp:22]   --->   Operation 113 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %trunc_ln22, %select_ln19_6" [max_pool_1.cpp:24]   --->   Operation 114 'or' 'or_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, float %max_4, float 0x3810000000000000" [max_pool_1.cpp:24]   --->   Operation 115 'select' 'select_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (2.66ns)   --->   "%max = load float* %conv_out_addr, align 4" [max_pool_1.cpp:32]   --->   Operation 116 'load' 'max' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 117 [2/2] (3.78ns)   --->   "%tmp_s = fcmp ogt float %max, %select_ln24" [max_pool_1.cpp:32]   --->   Operation 117 'fcmp' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.41>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([49 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632)"   --->   Operation 119 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @Row_Loop_Pool_Row_Lo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str434) nounwind" [max_pool_1.cpp:23]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str434)" [max_pool_1.cpp:23]   --->   Operation 124 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str535) nounwind" [max_pool_1.cpp:24]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %max to i32" [max_pool_1.cpp:32]   --->   Operation 126 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [max_pool_1.cpp:32]   --->   Operation 127 'partselect' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [max_pool_1.cpp:32]   --->   Operation 128 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast float %select_ln24 to i32" [max_pool_1.cpp:32]   --->   Operation 129 'bitcast' 'bitcast_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_2, i32 23, i32 30)" [max_pool_1.cpp:32]   --->   Operation 130 'partselect' 'tmp_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %bitcast_ln32_2 to i23" [max_pool_1.cpp:32]   --->   Operation 131 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.12ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [max_pool_1.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln9)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.48ns)   --->   "%icmp_ln32_4 = icmp eq i23 %trunc_ln32, 0" [max_pool_1.cpp:32]   --->   Operation 133 'icmp' 'icmp_ln32_4' <Predicate = (!icmp_ln9)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_2)   --->   "%or_ln32 = or i1 %icmp_ln32_4, %icmp_ln32" [max_pool_1.cpp:32]   --->   Operation 134 'or' 'or_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.12ns)   --->   "%icmp_ln32_5 = icmp ne i8 %tmp_9, -1" [max_pool_1.cpp:32]   --->   Operation 135 'icmp' 'icmp_ln32_5' <Predicate = (!icmp_ln9)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.48ns)   --->   "%icmp_ln32_6 = icmp eq i23 %trunc_ln32_2, 0" [max_pool_1.cpp:32]   --->   Operation 136 'icmp' 'icmp_ln32_6' <Predicate = (!icmp_ln9)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_2)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, %icmp_ln32_5" [max_pool_1.cpp:32]   --->   Operation 137 'or' 'or_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_2)   --->   "%and_ln32 = and i1 %or_ln32, %or_ln32_2" [max_pool_1.cpp:32]   --->   Operation 138 'and' 'and_ln32' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/2] (3.78ns)   --->   "%tmp_s = fcmp ogt float %max, %select_ln24" [max_pool_1.cpp:32]   --->   Operation 139 'fcmp' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln32_2 = and i1 %and_ln32, %tmp_s" [max_pool_1.cpp:32]   --->   Operation 140 'and' 'and_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.61ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln32_2, float %max, float %select_ln24" [max_pool_1.cpp:32]   --->   Operation 141 'select' 'max_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.66ns)   --->   "store float %max_2, float* %max_pool_out_addr, align 4" [max_pool_1.cpp:39]   --->   Operation 142 'store' <Predicate = (and_ln37)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br label %Pool_Col_Loop_end" [max_pool_1.cpp:40]   --->   Operation 143 'br' <Predicate = (and_ln37)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str434, i32 %tmp_8)" [max_pool_1.cpp:41]   --->   Operation 144 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 145 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "ret void" [max_pool_1.cpp:48]   --->   Operation 146 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9            (br               ) [ 0111110]
indvar_flatten117 (phi              ) [ 0010000]
f_0               (phi              ) [ 0010000]
indvar_flatten63  (phi              ) [ 0010000]
r_0               (phi              ) [ 0010000]
indvar_flatten24  (phi              ) [ 0010000]
c_0               (phi              ) [ 0011000]
indvar_flatten    (phi              ) [ 0010000]
mpr_0             (phi              ) [ 0010000]
max_4             (phi              ) [ 0011100]
mpc_0             (phi              ) [ 0010000]
shl_ln            (bitconcatenate   ) [ 0000000]
zext_ln19         (zext             ) [ 0000000]
i                 (add              ) [ 0000000]
icmp_ln9          (icmp             ) [ 0011110]
add_ln9           (add              ) [ 0111110]
br_ln9            (br               ) [ 0000000]
f                 (add              ) [ 0000000]
icmp_ln12         (icmp             ) [ 0000000]
select_ln32       (select           ) [ 0000000]
select_ln32_5     (select           ) [ 0111110]
select_ln32_6     (select           ) [ 0000000]
xor_ln32          (xor              ) [ 0000000]
trunc_ln19        (trunc            ) [ 0000000]
and_ln32_7        (and              ) [ 0000000]
select_ln32_7     (select           ) [ 0000000]
icmp_ln37         (icmp             ) [ 0000000]
and_ln32_8        (and              ) [ 0000000]
icmp_ln22         (icmp             ) [ 0000000]
and_ln32_9        (and              ) [ 0000000]
icmp_ln19         (icmp             ) [ 0000000]
and_ln32_10       (and              ) [ 0000000]
icmp_ln15         (icmp             ) [ 0000000]
and_ln32_11       (and              ) [ 0000000]
r                 (add              ) [ 0000000]
or_ln12           (or               ) [ 0011000]
select_ln12       (select           ) [ 0000000]
shl_ln29_mid1     (bitconcatenate   ) [ 0000000]
select_ln12_6     (select           ) [ 0000000]
select_ln12_7     (select           ) [ 0111110]
xor_ln12          (xor              ) [ 0000000]
or_ln12_2         (or               ) [ 0000000]
and_ln12          (and              ) [ 0000000]
select_ln12_9     (select           ) [ 0000000]
and_ln12_4        (and              ) [ 0000000]
and_ln12_5        (and              ) [ 0000000]
and_ln12_6        (and              ) [ 0011000]
c                 (add              ) [ 0011000]
or_ln15           (or               ) [ 0000000]
or_ln15_2         (or               ) [ 0000000]
select_ln15       (select           ) [ 0000000]
select_ln15_6     (select           ) [ 0111110]
xor_ln15          (xor              ) [ 0000000]
and_ln15          (and              ) [ 0000000]
select_ln15_7     (select           ) [ 0000000]
and_ln15_3        (and              ) [ 0000000]
and_ln15_4        (and              ) [ 0000000]
mpr               (add              ) [ 0000000]
or_ln19           (or               ) [ 0000000]
or_ln19_2         (or               ) [ 0000000]
select_ln19       (select           ) [ 0011100]
trunc_ln19_2      (trunc            ) [ 0000000]
select_ln19_6     (select           ) [ 0011100]
zext_ln19_2       (zext             ) [ 0000000]
add_ln29_2        (add              ) [ 0000000]
select_ln19_7     (select           ) [ 0011000]
icmp_ln37_3       (icmp             ) [ 0000000]
select_ln19_8     (select           ) [ 0000000]
select_ln19_9     (select           ) [ 0111110]
icmp_ln37_2       (icmp             ) [ 0000000]
and_ln37          (and              ) [ 0011110]
br_ln37           (br               ) [ 0000000]
mpc               (add              ) [ 0111110]
add_ln19          (add              ) [ 0000000]
select_ln19_10    (select           ) [ 0111110]
add_ln15_2        (add              ) [ 0000000]
select_ln15_8     (select           ) [ 0111110]
add_ln12_2        (add              ) [ 0000000]
select_ln12_10    (select           ) [ 0111110]
zext_ln32         (zext             ) [ 0000000]
zext_ln32_5       (zext             ) [ 0000000]
zext_ln39         (zext             ) [ 0000000]
mul_ln39          (mul              ) [ 0000000]
shl_ln2           (bitconcatenate   ) [ 0000000]
select_ln12_8     (select           ) [ 0000000]
shl_ln30_mid1     (bitconcatenate   ) [ 0000000]
select_ln15_5     (select           ) [ 0000000]
zext_ln15         (zext             ) [ 0000000]
add_ln39          (add              ) [ 0000000]
tmp_2             (bitconcatenate   ) [ 0000000]
zext_ln39_4       (zext             ) [ 0000000]
add_ln39_3        (add              ) [ 0000000]
zext_ln39_5       (zext             ) [ 0000000]
max_pool_out_addr (getelementptr    ) [ 0010110]
zext_ln32_6       (zext             ) [ 0000000]
mul_ln32          (mul              ) [ 0000000]
zext_ln22         (zext             ) [ 0000000]
j                 (add              ) [ 0000000]
zext_ln32_7       (zext             ) [ 0000000]
add_ln32          (add              ) [ 0000000]
tmp_3             (bitconcatenate   ) [ 0000000]
zext_ln32_8       (zext             ) [ 0000000]
add_ln32_2        (add              ) [ 0000000]
zext_ln32_9       (zext             ) [ 0000000]
conv_out_addr     (getelementptr    ) [ 0010100]
trunc_ln22        (trunc            ) [ 0000000]
or_ln24           (or               ) [ 0000000]
select_ln24       (select           ) [ 0010010]
max               (load             ) [ 0010010]
specloopname_ln0  (specloopname     ) [ 0000000]
empty_6           (speclooptripcount) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specloopname_ln23 (specloopname     ) [ 0000000]
tmp_8             (specregionbegin  ) [ 0000000]
specpipeline_ln24 (specpipeline     ) [ 0000000]
bitcast_ln32      (bitcast          ) [ 0000000]
tmp               (partselect       ) [ 0000000]
trunc_ln32        (trunc            ) [ 0000000]
bitcast_ln32_2    (bitcast          ) [ 0000000]
tmp_9             (partselect       ) [ 0000000]
trunc_ln32_2      (trunc            ) [ 0000000]
icmp_ln32         (icmp             ) [ 0000000]
icmp_ln32_4       (icmp             ) [ 0000000]
or_ln32           (or               ) [ 0000000]
icmp_ln32_5       (icmp             ) [ 0000000]
icmp_ln32_6       (icmp             ) [ 0000000]
or_ln32_2         (or               ) [ 0000000]
and_ln32          (and              ) [ 0000000]
tmp_s             (fcmp             ) [ 0000000]
and_ln32_2        (and              ) [ 0000000]
max_2             (select           ) [ 0111110]
store_ln39        (store            ) [ 0000000]
br_ln40           (br               ) [ 0000000]
empty             (specregionend    ) [ 0000000]
br_ln0            (br               ) [ 0111110]
ret_ln48          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="max_pool_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_out_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln39_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="2"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="indvar_flatten117_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="1"/>
<pin id="127" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten117 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten117_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="15" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten117/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="f_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="1"/>
<pin id="138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="f_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten63_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten63_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten24_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten24_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="c_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="c_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="mpr_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="mpr_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="max_4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_4 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="max_4_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_4/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="mpc_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="mpc_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln19_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="0" index="1" bw="15" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="f_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln12_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln32_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln32_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln32_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln32_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln19_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln32_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_7/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln32_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln37_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln32_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln32_9_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_9/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln19_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln32_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_10/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln32_11_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_11/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln12_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln12_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln29_mid1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_mid1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln12_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln12_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_7/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln12_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln12_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln12_9_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_9/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln12_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln12_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_5/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln12_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_6/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="c_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln15_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln15_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln15_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="2" slack="0"/>
<pin id="490" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln15_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_6/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln15_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln15_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln15_7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_7/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln15_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_3/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="and_ln15_4_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_4/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mpr_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln19_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln19_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln19_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="0"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln19_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_2/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln19_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_6/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln19_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln29_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln19_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_7/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln37_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_3/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln19_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_8/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln19_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="2" slack="0"/>
<pin id="608" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_9/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln37_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_2/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln37_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="mpc_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln19_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln19_10_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_10/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln15_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln15_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="7" slack="0"/>
<pin id="654" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_8/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln12_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln12_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="10" slack="0"/>
<pin id="668" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_10/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln32_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln32_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="1"/>
<pin id="677" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln39_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="shl_ln2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="0" index="1" bw="4" slack="1"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln12_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_8/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln30_mid1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="4" slack="1"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_mid1/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln15_5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="0" index="1" bw="5" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_5/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln15_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln39_4_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="0"/>
<pin id="722" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln39_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="13" slack="0"/>
<pin id="727" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_3/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln39_5_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln32_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="1"/>
<pin id="737" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_6/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln22_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="j_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln32_7_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_7/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="15" slack="0"/>
<pin id="753" dir="0" index="1" bw="10" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln32_8_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="15" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_8/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln32_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="0" index="1" bw="15" slack="0"/>
<pin id="765" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln32_9_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_9/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln22_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="2"/>
<pin id="775" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln24_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="2"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln24_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="2"/>
<pin id="784" dir="0" index="2" bw="32" slack="0"/>
<pin id="785" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="bitcast_ln32_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln32_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln32_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_2/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_9_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="6" slack="0"/>
<pin id="815" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln32_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln32_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln32_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="23" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln32_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln32_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_5/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln32_6_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="23" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_6/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln32_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln32_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="and_ln32_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_2/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="max_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="0" index="2" bw="32" slack="1"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/5 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="4" slack="0"/>
<pin id="882" dir="0" index="2" bw="4" slack="0"/>
<pin id="883" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/3 add_ln39/3 "/>
</bind>
</comp>

<comp id="888" class="1007" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="0"/>
<pin id="890" dir="0" index="1" bw="5" slack="0"/>
<pin id="891" dir="0" index="2" bw="5" slack="0"/>
<pin id="892" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32/3 add_ln32/3 "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln9_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="901" class="1005" name="add_ln9_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="15" slack="0"/>
<pin id="903" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="906" class="1005" name="select_ln32_5_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="913" class="1005" name="or_ln12_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln12 "/>
</bind>
</comp>

<comp id="918" class="1005" name="select_ln12_7_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_7 "/>
</bind>
</comp>

<comp id="924" class="1005" name="and_ln12_6_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_6 "/>
</bind>
</comp>

<comp id="929" class="1005" name="c_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="1"/>
<pin id="931" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln15_6_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="0"/>
<pin id="936" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_6 "/>
</bind>
</comp>

<comp id="940" class="1005" name="select_ln19_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="2" slack="1"/>
<pin id="942" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="946" class="1005" name="select_ln19_6_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln19_6 "/>
</bind>
</comp>

<comp id="951" class="1005" name="select_ln19_7_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_7 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln19_9_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19_9 "/>
</bind>
</comp>

<comp id="961" class="1005" name="and_ln37_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="3"/>
<pin id="963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln37 "/>
</bind>
</comp>

<comp id="965" class="1005" name="mpc_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="0"/>
<pin id="967" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln19_10_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19_10 "/>
</bind>
</comp>

<comp id="975" class="1005" name="select_ln15_8_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="7" slack="0"/>
<pin id="977" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_8 "/>
</bind>
</comp>

<comp id="980" class="1005" name="select_ln12_10_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_10 "/>
</bind>
</comp>

<comp id="985" class="1005" name="max_pool_out_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="13" slack="2"/>
<pin id="987" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="conv_out_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="15" slack="1"/>
<pin id="992" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln24_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="max_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="1009" class="1005" name="max_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="114" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="162" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="207" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="242" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="129" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="129" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="140" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="151" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="162" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="272" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="140" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="278" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="242" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="278" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="207" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="308" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="278" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="254" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="207" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="308" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="230" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="308" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="196" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="308" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="173" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="308" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="284" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="278" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="10" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="184" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="380" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="374" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="300" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="374" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="380" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="284" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="368" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="278" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="318" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="374" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="400" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="324" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="338" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="430" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="350" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="430" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="362" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="430" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="392" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="374" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="278" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="14" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="207" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="462" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="468" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="392" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="462" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="436" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="462" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="408" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="442" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="450" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="502" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="456" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="502" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="486" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="528" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="462" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="386" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="230" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="534" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="528" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="508" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="534" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="408" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="528" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="514" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="486" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="14" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="528" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="522" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="528" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="534" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="486" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="552" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="596" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="552" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="34" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="196" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="42" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="480" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="173" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="386" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="151" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="46" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="278" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="46" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="686"><net_src comp="18" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="180" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="20" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="30" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="681" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="18" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="20" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="709"><net_src comp="689" pin="3"/><net_sink comp="703" pin=2"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="30" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="675" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="745"><net_src comp="703" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="56" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="30" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="761"><net_src comp="751" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="672" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="780"><net_src comp="773" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="214" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="58" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="789"><net_src comp="781" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="799"><net_src comp="88" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="90" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="92" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="806"><net_src comp="790" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="816"><net_src comp="88" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="807" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="90" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="92" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="807" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="793" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="94" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="803" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="810" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="94" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="820" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="96" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="836" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="237" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="872" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="884"><net_src comp="48" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="678" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="710" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="893"><net_src comp="54" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="735" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="747" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="896"><net_src comp="888" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="900"><net_src comp="260" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="266" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="909"><net_src comp="292" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="916"><net_src comp="386" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="921"><net_src comp="416" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="927"><net_src comp="462" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="932"><net_src comp="468" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="937"><net_src comp="494" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="943"><net_src comp="552" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="949"><net_src comp="564" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="954"><net_src comp="582" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="959"><net_src comp="604" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="964"><net_src comp="618" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="624" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="973"><net_src comp="636" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="978"><net_src comp="650" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="983"><net_src comp="664" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="988"><net_src comp="100" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="993"><net_src comp="107" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="998"><net_src comp="781" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="1005"><net_src comp="114" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1012"><net_src comp="872" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		zext_ln19 : 1
		i : 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		f : 1
		icmp_ln12 : 1
		select_ln32 : 2
		select_ln32_5 : 2
		select_ln32_6 : 2
		xor_ln32 : 2
		trunc_ln19 : 1
		and_ln32_7 : 2
		select_ln32_7 : 3
		icmp_ln37 : 1
		and_ln32_8 : 2
		icmp_ln22 : 1
		and_ln32_9 : 2
		icmp_ln19 : 1
		and_ln32_10 : 2
		icmp_ln15 : 1
		and_ln32_11 : 2
		r : 3
		or_ln12 : 2
		select_ln12 : 2
		shl_ln29_mid1 : 4
		select_ln12_6 : 5
		select_ln12_7 : 2
		xor_ln12 : 2
		or_ln12_2 : 2
		and_ln12 : 2
		select_ln12_9 : 5
		and_ln12_4 : 2
		and_ln12_5 : 2
		and_ln12_6 : 2
		c : 3
		or_ln15 : 2
		or_ln15_2 : 2
		select_ln15 : 2
		select_ln15_6 : 4
		xor_ln15 : 2
		and_ln15 : 2
		select_ln15_7 : 6
		and_ln15_3 : 2
		and_ln15_4 : 2
		mpr : 3
		or_ln19 : 2
		or_ln19_2 : 2
		select_ln19 : 2
		trunc_ln19_2 : 4
		select_ln19_6 : 5
		zext_ln19_2 : 4
		add_ln29_2 : 5
		select_ln19_7 : 6
		icmp_ln37_3 : 3
		select_ln19_8 : 4
		select_ln19_9 : 4
		icmp_ln37_2 : 3
		and_ln37 : 4
		br_ln37 : 4
		mpc : 3
		add_ln19 : 1
		select_ln19_10 : 2
		add_ln15_2 : 1
		select_ln15_8 : 2
		add_ln12_2 : 1
		select_ln12_10 : 2
	State 3
		mul_ln39 : 1
		select_ln12_8 : 1
		select_ln15_5 : 2
		add_ln39 : 2
		tmp_2 : 3
		zext_ln39_4 : 4
		add_ln39_3 : 5
		zext_ln39_5 : 6
		max_pool_out_addr : 7
		mul_ln32 : 1
		j : 3
		zext_ln32_7 : 4
		add_ln32 : 5
		tmp_3 : 6
		zext_ln32_8 : 7
		add_ln32_2 : 8
		zext_ln32_9 : 9
		conv_out_addr : 10
		max : 11
	State 4
		or_ln24 : 1
		select_ln24 : 1
		tmp_s : 2
	State 5
		tmp : 1
		trunc_ln32 : 1
		tmp_9 : 1
		trunc_ln32_2 : 1
		icmp_ln32 : 2
		icmp_ln32_4 : 2
		or_ln32 : 3
		icmp_ln32_5 : 2
		icmp_ln32_6 : 2
		or_ln32_2 : 3
		and_ln32 : 3
		and_ln32_2 : 3
		max_2 : 3
		store_ln39 : 4
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_254       |    0    |    0    |    15   |
|          |     add_ln9_fu_266    |    0    |    0    |    22   |
|          |        f_fu_272       |    0    |    0    |    15   |
|          |        r_fu_380       |    0    |    0    |    13   |
|          |        c_fu_468       |    0    |    0    |    13   |
|          |       mpr_fu_534      |    0    |    0    |    10   |
|    add   |   add_ln29_2_fu_576   |    0    |    0    |    15   |
|          |       mpc_fu_624      |    0    |    0    |    10   |
|          |    add_ln19_fu_630    |    0    |    0    |    13   |
|          |   add_ln15_2_fu_644   |    0    |    0    |    15   |
|          |   add_ln12_2_fu_658   |    0    |    0    |    17   |
|          |   add_ln39_3_fu_724   |    0    |    0    |    20   |
|          |        j_fu_741       |    0    |    0    |    15   |
|          |   add_ln32_2_fu_762   |    0    |    0    |    22   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln32_fu_284  |    0    |    0    |    4    |
|          |  select_ln32_5_fu_292 |    0    |    0    |    6    |
|          |  select_ln32_6_fu_300 |    0    |    0    |    5    |
|          |  select_ln32_7_fu_324 |    0    |    0    |    5    |
|          |   select_ln12_fu_392  |    0    |    0    |    4    |
|          |  select_ln12_6_fu_408 |    0    |    0    |    5    |
|          |  select_ln12_7_fu_416 |    0    |    0    |    4    |
|          |  select_ln12_9_fu_442 |    0    |    0    |    5    |
|          |   select_ln15_fu_486  |    0    |    0    |    2    |
|          |  select_ln15_6_fu_494 |    0    |    0    |    4    |
|          |  select_ln15_7_fu_514 |    0    |    0    |    5    |
|  select  |   select_ln19_fu_552  |    0    |    0    |    2    |
|          |  select_ln19_6_fu_564 |    0    |    0    |    2    |
|          |  select_ln19_7_fu_582 |    0    |    0    |    5    |
|          |  select_ln19_8_fu_596 |    0    |    0    |    2    |
|          |  select_ln19_9_fu_604 |    0    |    0    |    2    |
|          | select_ln19_10_fu_636 |    0    |    0    |    4    |
|          |  select_ln15_8_fu_650 |    0    |    0    |    7    |
|          | select_ln12_10_fu_664 |    0    |    0    |    10   |
|          |  select_ln12_8_fu_689 |    0    |    0    |    5    |
|          |  select_ln15_5_fu_703 |    0    |    0    |    5    |
|          |   select_ln24_fu_781  |    0    |    0    |    32   |
|          |      max_2_fu_872     |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_260    |    0    |    0    |    13   |
|          |    icmp_ln12_fu_278   |    0    |    0    |    13   |
|          |    icmp_ln37_fu_332   |    0    |    0    |    8    |
|          |    icmp_ln22_fu_344   |    0    |    0    |    8    |
|          |    icmp_ln19_fu_356   |    0    |    0    |    9    |
|   icmp   |    icmp_ln15_fu_368   |    0    |    0    |    11   |
|          |   icmp_ln37_3_fu_590  |    0    |    0    |    8    |
|          |   icmp_ln37_2_fu_612  |    0    |    0    |    8    |
|          |    icmp_ln32_fu_824   |    0    |    0    |    11   |
|          |   icmp_ln32_4_fu_830  |    0    |    0    |    18   |
|          |   icmp_ln32_5_fu_842  |    0    |    0    |    11   |
|          |   icmp_ln32_6_fu_848  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_237      |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln32_7_fu_318   |    0    |    0    |    2    |
|          |   and_ln32_8_fu_338   |    0    |    0    |    2    |
|          |   and_ln32_9_fu_350   |    0    |    0    |    2    |
|          |   and_ln32_10_fu_362  |    0    |    0    |    2    |
|          |   and_ln32_11_fu_374  |    0    |    0    |    2    |
|          |    and_ln12_fu_436    |    0    |    0    |    2    |
|          |   and_ln12_4_fu_450   |    0    |    0    |    2    |
|    and   |   and_ln12_5_fu_456   |    0    |    0    |    2    |
|          |   and_ln12_6_fu_462   |    0    |    0    |    2    |
|          |    and_ln15_fu_508    |    0    |    0    |    2    |
|          |   and_ln15_3_fu_522   |    0    |    0    |    2    |
|          |   and_ln15_4_fu_528   |    0    |    0    |    2    |
|          |    and_ln37_fu_618    |    0    |    0    |    2    |
|          |    and_ln32_fu_860    |    0    |    0    |    2    |
|          |   and_ln32_2_fu_866   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln12_fu_386    |    0    |    0    |    2    |
|          |    or_ln12_2_fu_430   |    0    |    0    |    2    |
|          |     or_ln15_fu_474    |    0    |    0    |    2    |
|          |    or_ln15_2_fu_480   |    0    |    0    |    2    |
|    or    |     or_ln19_fu_540    |    0    |    0    |    2    |
|          |    or_ln19_2_fu_546   |    0    |    0    |    2    |
|          |     or_ln24_fu_776    |    0    |    0    |    2    |
|          |     or_ln32_fu_836    |    0    |    0    |    2    |
|          |    or_ln32_2_fu_854   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln32_fu_308    |    0    |    0    |    2    |
|    xor   |    xor_ln12_fu_424    |    0    |    0    |    2    |
|          |    xor_ln15_fu_502    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_879      |    1    |    0    |    0    |
|          |       grp_fu_888      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_242     |    0    |    0    |    0    |
|          |  shl_ln29_mid1_fu_400 |    0    |    0    |    0    |
|bitconcatenate|     shl_ln2_fu_681    |    0    |    0    |    0    |
|          |  shl_ln30_mid1_fu_696 |    0    |    0    |    0    |
|          |      tmp_2_fu_713     |    0    |    0    |    0    |
|          |      tmp_3_fu_751     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln19_fu_250   |    0    |    0    |    0    |
|          |   zext_ln19_2_fu_572  |    0    |    0    |    0    |
|          |    zext_ln32_fu_672   |    0    |    0    |    0    |
|          |   zext_ln32_5_fu_675  |    0    |    0    |    0    |
|          |    zext_ln39_fu_678   |    0    |    0    |    0    |
|          |    zext_ln15_fu_710   |    0    |    0    |    0    |
|   zext   |   zext_ln39_4_fu_720  |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_730  |    0    |    0    |    0    |
|          |   zext_ln32_6_fu_735  |    0    |    0    |    0    |
|          |    zext_ln22_fu_738   |    0    |    0    |    0    |
|          |   zext_ln32_7_fu_747  |    0    |    0    |    0    |
|          |   zext_ln32_8_fu_758  |    0    |    0    |    0    |
|          |   zext_ln32_9_fu_768  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln19_fu_314   |    0    |    0    |    0    |
|          |  trunc_ln19_2_fu_560  |    0    |    0    |    0    |
|   trunc  |   trunc_ln22_fu_773   |    0    |    0    |    0    |
|          |   trunc_ln32_fu_803   |    0    |    0    |    0    |
|          |  trunc_ln32_2_fu_820  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_793      |    0    |    0    |    0    |
|          |      tmp_9_fu_810     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |    66   |   628   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln9_reg_901     |   15   |
|    and_ln12_6_reg_924   |    1   |
|     and_ln37_reg_961    |    1   |
|       c_0_reg_180       |    4   |
|        c_reg_929        |    4   |
|  conv_out_addr_reg_990  |   15   |
|       f_0_reg_136       |    6   |
|     icmp_ln9_reg_897    |    1   |
|indvar_flatten117_reg_125|   15   |
| indvar_flatten24_reg_169|    7   |
| indvar_flatten63_reg_147|   10   |
|  indvar_flatten_reg_192 |    4   |
|      max_2_reg_1009     |   32   |
|      max_4_reg_214      |   32   |
|max_pool_out_addr_reg_985|   13   |
|       max_reg_1002      |   32   |
|      mpc_0_reg_226      |    2   |
|       mpc_reg_965       |    2   |
|      mpr_0_reg_203      |    2   |
|     or_ln12_reg_913     |    1   |
|       r_0_reg_158       |    4   |
|  select_ln12_10_reg_980 |   10   |
|  select_ln12_7_reg_918  |    4   |
|  select_ln15_6_reg_934  |    4   |
|  select_ln15_8_reg_975  |    7   |
|  select_ln19_10_reg_970 |    4   |
|  select_ln19_6_reg_946  |    1   |
|  select_ln19_7_reg_951  |    5   |
|  select_ln19_9_reg_956  |    2   |
|   select_ln19_reg_940   |    2   |
|   select_ln24_reg_995   |   32   |
|  select_ln32_5_reg_906  |    6   |
+-------------------------+--------+
|          Total          |   280  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  15  |   30   ||    9    |
|    c_0_reg_180    |  p0  |   2  |   4  |    8   ||    9    |
|   max_4_reg_214   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_237    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_237    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   230  ||  5.915  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   66   |   628  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   280  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   346  |   673  |
+-----------+--------+--------+--------+--------+
