ptrsStringsFifo8kB

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000151                       # Number of seconds simulated
sim_ticks                                   150570000                       # Number of ticks simulated
final_tick                                  150570000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295334                       # Simulator instruction rate (inst/s)
host_op_rate                                   295245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5069184931                       # Simulator tick rate (ticks/s)
host_mem_usage                                6705300                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        8767                       # Number of instructions simulated
sim_ops                                          8767                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    150570000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7374                       # Number of hits
system.cache.misses                              4324                       # Number of misses
system.cache.missLatency::samples                4324                       # Ticks for misses to the cache
system.cache.missLatency::mean           32116.558742                       # Ticks for misses to the cache
system.cache.missLatency::gmean          28574.296589                       # Ticks for misses to the cache
system.cache.missLatency::stdev          22412.000553                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                3448     79.74%     79.74% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             651     15.06%     94.80% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             184      4.26%     99.05% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             13      0.30%     99.35% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            11      0.25%     99.61% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.12%     99.72% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.02%     99.75% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.05%     99.79% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             3      0.07%     99.86% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.07%     99.93% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             3      0.07%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  4324                       # Ticks for misses to the cache
system.cache.hitRatio                        0.630364                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        12844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       545280                       # Cumulative packet size per connected master and slave (bytes)
