strict digraph "compose( ,  )" {
	node [label="\N"];
	"59:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f25f49ab290>",
		clk_sens=True,
		fillcolor=gold,
		label="59:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_reg', 'a_reg']"];
	"59:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f25f4993210>",
		fillcolor=turquoise,
		label="59:BL
prod <= a_reg * b_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25f4993a50>]",
		style=filled,
		typ=Block];
	"59:AL" -> "59:BL"	 [cond="[]",
		lineno=None];
	"Leaf_59:AL"	 [def_var="['prod']",
		label="Leaf_59:AL"];
	"59:BL" -> "Leaf_59:AL"	 [cond="[]",
		lineno=None];
	"54:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f25f498f090>",
		fillcolor=turquoise,
		label="54:BL
a_reg <= a;
b_reg <= b;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25f498f1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f25f4998fd0>]",
		style=filled,
		typ=Block];
	"Leaf_54:AL"	 [def_var="['b_reg', 'a_reg']",
		label="Leaf_54:AL"];
	"54:BL" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"63:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f25f4993cd0>",
		def_var="['p']",
		fillcolor=deepskyblue,
		label="63:AS
p = prod;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['prod']"];
	"Leaf_59:AL" -> "63:AS";
	"Leaf_54:AL" -> "59:AL";
	"54:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f25f498fed0>",
		clk_sens=True,
		fillcolor=gold,
		label="54:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'b']"];
	"54:AL" -> "54:BL"	 [cond="[]",
		lineno=None];
}
