{"Amit Agarwal": [0, ["Leakage in nano-scale technologies: mechanisms, impact and design considerations", ["Amit Agarwal", "Chris H. Kim", "Saibal Mukhopadhyay", "Kaushik Roy"], "https://doi.org/10.1145/996566.996571", 6, "dac", 2004]], "Yoonna Oh": [0.9467300325632095, ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", 6, "dac", 2004]], "Ozcan Ozturk": [0, ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", 6, "dac", 2004]], "Baolin Yang": [0.0002187388381571509, ["An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling", ["Baolin Yang", "Bruce McGaughy"], "https://doi.org/10.1145/996566.996796", 4, "dac", 2004]], "Goeran Jerke": [0, ["Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs", ["Goeran Jerke", "Jens Lienig", "Jurgen Scheible"], "https://doi.org/10.1145/996566.996618", 4, "dac", 2004]], "Anirban Basu": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", 4, "dac", 2004]], "Hemangee K. Kapoor": [0, ["Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis", ["Hemangee K. Kapoor", "Mark B. Josephs"], "https://doi.org/10.1145/996566.996788", 4, "dac", 2004]], "Arman Vassighi": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", 4, "dac", 2004]], "Francine Bacchini": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", 0, "dac", 2004], ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", 2, "dac", 2004]], "Sigal Asaf": [0, ["Defining coverage views to improve functional coverage analysis", ["Sigal Asaf", "Eitan Marcus", "Avi Ziv"], "https://doi.org/10.1145/996566.996579", 4, "dac", 2004]], "Freddy Y. C. Mang": [0, ["Abstraction refinement by controllability and cooperativeness analysis", ["Freddy Y. C. Mang", "Pei-Hsin Ho"], "https://doi.org/10.1145/996566.996630", 6, "dac", 2004]], "Narendra V. Shenoy": [0, ["Design automation for mask programmable fabrics", ["Narendra V. Shenoy", "Jamil Kawa", "Raul Camposano"], "https://doi.org/10.1145/996566.996623", 6, "dac", 2004]], "Ying Zhang": [0, ["Energy-aware deterministic fault tolerance in distributed real-time embedded systems", ["Ying Zhang", "Robert P. Dick", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/996566.996719", 6, "dac", 2004]], "Jacob White": [0, ["CAD challenges in BioMEMS design", ["Jacob White"], "https://doi.org/10.1145/996566.996737", 4, "dac", 2004]], "Yuan Lu": [0, ["Verifying a gigabit ethernet switch using SMV", ["Yuan Lu", "Mike Jorda"], "https://doi.org/10.1145/996566.996631", 4, "dac", 2004]], "Ting Mei": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", 6, "dac", 2004]], "David Baneres": [0, ["A recursive paradigm to solve Boolean relations", ["David Baneres", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/996566.996687", 6, "dac", 2004]], "Michael Orshansky": [0, ["Fast statistical timing analysis handling arbitrary delay correlations", ["Michael Orshansky", "Arnab Bandyopadhyay"], "https://doi.org/10.1145/996566.996664", 6, "dac", 2004]], "Irith Pomeranz": [0, ["On the generation of scan-based test sets with reachable states for testing under functional operation conditions", ["Irith Pomeranz"], "https://doi.org/10.1145/996566.996813", 6, "dac", 2004], ["Scan-BIST based on transition probabilities", ["Irith Pomeranz"], "https://doi.org/10.1145/996566.996815", 4, "dac", 2004]], "Victor N. Kravets": [0, ["Implicit enumeration of structural changes in circuit optimization", ["Victor N. Kravets", "Prabhakar Kudva"], "https://doi.org/10.1145/996566.996691", 4, "dac", 2004]], "Shishpal Rawat": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", 0, "dac", 2004]], "Anup Kumar Sultania": [0, ["Tradeoffs between date oxide leakage and delay for dual Tox circuits", ["Anup Kumar Sultania", "Dennis Sylvester", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996773", 6, "dac", 2004]], "Pawel Kerntopf": [0, ["A new heuristic algorithm for reversible logic synthesis", ["Pawel Kerntopf"], "https://doi.org/10.1145/996566.996789", 4, "dac", 2004]], "Mohamed-Wassim Youssef": [0, ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", 6, "dac", 2004]], "Daniel J. Deleganes": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", 3, "dac", 2004]], "Chidamber Kulkarni": [0, ["Mapping a domain specific language to a platform FPGA", ["Chidamber Kulkarni", "Gordon J. Brebner", "Graham Schelle"], "https://doi.org/10.1145/996566.996811", 4, "dac", 2004]], "Ravindra Jejurikar": [0, ["Leakage aware dynamic voltage scaling for real-time embedded systems", ["Ravindra Jejurikar", "Cristiano Pereira", "Rajesh K. Gupta"], "https://doi.org/10.1145/996566.996650", 6, "dac", 2004]], "Yuichi Nakamura": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", 6, "dac", 2004]], "Jingcao Hu": [0, ["DyAD: smart routing for networks-on-chip", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996638", 4, "dac", 2004]], "Rajeev R. Rao": [0, ["Parametric yield estimation considering leakage variability", ["Rajeev R. Rao", "Anirudh Devgan", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996693", 6, "dac", 2004]], "Tom Korsmeyer": [0, ["Design tools for BioMEMS", ["Tom Korsmeyer", "Jun Zeng", "Ken Greiner"], "https://doi.org/10.1145/996566.996736", 7, "dac", 2004]], "Kuo-Hua Wang": [1.4488201145468338e-06, ["Symmetry detection for incompletely specified functions", ["Kuo-Hua Wang", "Jia-Hung Chen"], "https://doi.org/10.1145/996566.996690", 4, "dac", 2004]], "Gang Zhang": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", 4, "dac", 2004]], "Pankaj Chauhan": [0, ["A SAT-based algorithm for reparameterization in symbolic simulation", ["Pankaj Chauhan", "Edmund M. Clarke", "Daniel Kroening"], "https://doi.org/10.1145/996566.996711", 6, "dac", 2004]], "Chong Zhao": [0, ["A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits", ["Chong Zhao", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/996566.996804", 6, "dac", 2004]], "Jason Cong": [0, ["Architecture-level synthesis for automatic interconnect pipelining", ["Jason Cong", "Yiping Fan", "Zhiru Zhang"], "https://doi.org/10.1145/996566.996731", 6, "dac", 2004]], "Dionysios Kouroussis": [0, ["Worst-case circuit delay taking into account power supply variations", ["Dionysios Kouroussis", "Rubil Ahmadi", "Farid N. Najm"], "https://doi.org/10.1145/996566.996745", 6, "dac", 2004]], "Andrew B. Kahng": [8.938514595158153e-09, ["Placement feedback: a concept and method for better min-cut placements", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1145/996566.996670", 6, "dac", 2004]], "Changbo Long": [0, ["Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects", ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "https://doi.org/10.1145/996566.996742", 6, "dac", 2004]], "Paul T. Darga": [0, ["Exploiting structure in symmetry detection for CNF", ["Paul T. Darga", "Mark H. Liffiton", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996712", 5, "dac", 2004]], "Shu Yan": [0, ["Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics", ["Shu Yan", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/996566.996779", 6, "dac", 2004]], "Luis Miguel Silveira": [0, ["Exploiting input information in a model reduction algorithm for massively coupled parasitic networks", ["Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/996566.996676", 4, "dac", 2004]], "Rob A. Rutenbar": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", 0, "dac", 2004]], "Yajun Ran": [0, ["On designing via-configurable cell blocks for regular fabrics", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996624", 6, "dac", 2004]], "Aseem Agarwal": [0, ["Statistical gate delay model considering multiple input switching", ["Aseem Agarwal", "Florentin Dartu", "David T. Blaauw"], "https://doi.org/10.1145/996566.996746", 6, "dac", 2004]], "Chris Rowen": [0, ["Flexible architectures for engineering successful SOCs", ["Chris Rowen", "Steve Leibson"], "https://doi.org/10.1145/996566.996755", 6, "dac", 2004]], "Vincent Nollet": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", 4, "dac", 2004]], "Gary Smith": [0, ["Platform based design: does it answer the entire SoC challenge?", ["Gary Smith"], "https://doi.org/10.1145/996566.996682", 0, "dac", 2004]], "Ngai Wong": [0, ["Passivity-preserving model reduction via a computationally efficient project-and-balance scheme", ["Ngai Wong", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996673", 6, "dac", 2004]], "Dominic A. Antonelli": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", 6, "dac", 2004]], "Mark Hopkins": [0, ["Nomadic platform approach for wireless mobile multimedia", ["Mark Hopkins"], "https://doi.org/10.1145/996566.996683", 0, "dac", 2004]], "Jing Li": [0, ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", 6, "dac", 2004]], "Chao Wang": [0.37833376228809357, ["Refining the SAT decision ordering for bounded model checking", ["Chao Wang", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1145/996566.996713", 4, "dac", 2004]], "Luigi Capodieci": [0, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", 6, "dac", 2004]], "Bernd Obermeier": [0, ["Quadratic placement using an improved timing model", ["Bernd Obermeier", "Frank M. Johannes"], "https://doi.org/10.1145/996566.996760", 6, "dac", 2004]], "Joachim G. Clabes": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", 3, "dac", 2004]], "Demos Anastasakis": [0, ["Efficient equivalence checking with partitions and hierarchical cut-points", ["Demos Anastasakis", "Lisa McIlwain", "Slawomir Pilarski"], "https://doi.org/10.1145/996566.996714", 4, "dac", 2004]], "Navaratnasothie Selvakkumaran": [0, ["Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources", ["Navaratnasothie Selvakkumaran", "Abhishek Ranjan", "Salil Raje", "George Karypis"], "https://doi.org/10.1145/996566.996768", 6, "dac", 2004]], "Vidyasagar Nookala": [0, ["A method for correcting the functionality of a wire-pipelined circuit", ["Vidyasagar Nookala", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996724", 6, "dac", 2004]], "Hazem I. Shehata": [0, ["A general decomposition strategy for verifying register renaming", ["Hazem I. Shehata", "Mark Aagaard"], "https://doi.org/10.1145/996566.996632", 4, "dac", 2004]], "Changchun Shi": [0, ["Automated fixed-point data-type optimization tool for signal processing and communication systems", ["Changchun Shi", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996700", 6, "dac", 2004]], "William N. N. Hung": [0, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", 4, "dac", 2004]], "Sang-Il Han": [0.6564716547727585, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", 6, "dac", 2004]], "Bart Vermeulen": [0, ["Automatic generation of breakpoint hardware for silicon debug", ["Bart Vermeulen", "Mohammad Zalfany Urfianto", "Sandeep Kumar Goel"], "https://doi.org/10.1145/996566.996708", 4, "dac", 2004]], "Min Zhao": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", 6, "dac", 2004]], "Kai Kapp": [0, ["Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis", ["Kai Kapp", "Viktor K. Sabelfeld"], "https://doi.org/10.1145/996566.996584", 6, "dac", 2004]], "Marghoob Mohiyuddin": [0, ["Synthesizing interconnect-efficient low density parity check codes", ["Marghoob Mohiyuddin", "Amit Prakash", "Adnan Aziz", "Wayne H. Wolf"], "https://doi.org/10.1145/996566.996702", 4, "dac", 2004]], "Peter Tummeltshammer": [0, ["Multiple constant multiplication by time-multiplexed mapping of addition chains", ["Peter Tummeltshammer", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/996566.996787", 4, "dac", 2004]], "Ellen Sentovich": [0, ["Competitive strategies for the electronics industry", ["Ellen Sentovich", "Jaswinder Ahuja", "Paul Lippe", "Bernie Rosenthal"], "https://doi.org/10.1145/996566.996640", 0, "dac", 2004], ["Business models in IP, software licensing, and services", ["Ellen Sentovich", "Raul Camposano", "Jim Douglas", "Aurangzeb Khan"], "https://doi.org/10.1145/996566.996642", 0, "dac", 2004]], "Harmander Deogun": [0, ["Leakage-and crosstalk-aware bus encoding for total power reduction", ["Harmander Deogun", "Rajeev R. Rao", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996776", 4, "dac", 2004]], "Xiaoping Hu": [0, ["Adaptive data partitioning for ambient multimedia", ["Xiaoping Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996721", 4, "dac", 2004]], "R. Reed Taylor": [0, ["Enabling energy efficiency in via-patterned gate array devices", ["R. Reed Taylor", "Herman Schmit"], "https://doi.org/10.1145/996566.996799", 5, "dac", 2004]], "Hiroaki Yoshida": [0, ["Accurate pre-layout estimation of standard cell characteristics", ["Hiroaki Yoshida", "Kaushik De", "Vamsi Boppana"], "https://doi.org/10.1145/996566.996626", 4, "dac", 2004]], "Tim Kogel": [0, ["Heterogeneous MP-SoC: the solution to energy-efficient signal processing", ["Tim Kogel", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996754", 6, "dac", 2004]], "Geert Van der Plas": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", 6, "dac", 2004]], "Milos Hrkic": [0, ["An approach to placement-coupled logic replication", ["Milos Hrkic", "John Lillis", "Giancarlo Beraudo"], "https://doi.org/10.1145/996566.996761", 6, "dac", 2004]], "Sungju Park": [0.8574282974004745, ["A new state assignment technique for testing and low power", ["Sungju Park", "Sangwook Cho", "Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1145/996566.996707", 4, "dac", 2004]], "David S. Kung": [2.552527564314566e-10, ["Timing closure for low-FO4 microprocessor design", ["David S. Kung"], "https://doi.org/10.1145/996566.996644", 2, "dac", 2004]], "Partha Biswas": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", 6, "dac", 2004]], "Francesco Poletti": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", 6, "dac", 2004]], "Bo Yang": [0.00013600734746432863, ["Divide-and-concatenate: an architecture level optimization technique for universal hash functions", ["Bo Yang", "Ramesh Karri", "David A. McGrew"], "https://doi.org/10.1145/996566.996733", 4, "dac", 2004]], "Charles J. Alpert": [0, ["Fast and flexible buffer trees that navigate the physical layout environment", ["Charles J. Alpert", "Milos Hrkic", "Jiang Hu", "Stephen T. Quay"], "https://doi.org/10.1145/996566.996575", 6, "dac", 2004]], "Toshinari Takayanagi": [0, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", 5, "dac", 2004]], "Cheoljoo Jeong": [0.9999939203262329, ["Fast hazard detection in combinational circuits", ["Cheoljoo Jeong", "Steven M. Nowick"], "https://doi.org/10.1145/996566.996728", 4, "dac", 2004]], "Massimo Conti": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", 4, "dac", 2004]], "Lei He": [0, ["System level leakage reduction considering the interdependence of temperature and leakage", ["Lei He", "Weiping Liao", "Mircea R. Stan"], "https://doi.org/10.1145/996566.996572", 6, "dac", 2004]], "Kihwan Choi": [0.9950293302536011, ["Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding", ["Kihwan Choi", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1145/996566.996718", 6, "dac", 2004]], "Chandramouli Visweswariah": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", 6, "dac", 2004]], "Richard Goldman": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", 0, "dac", 2004]], "Paul K. Rodman": [0, ["Forest vs. trees: where's the slack?", ["Paul K. Rodman"], "https://doi.org/10.1145/996566.996645", 0, "dac", 2004]], "Juan Antonio Carballo": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", 6, "dac", 2004]], "Li-C. Wang": [9.818629041546956e-05, ["On path-based learning and its applications in delay test and diagnosis", ["Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng", "Magdy S. Abadir"], "https://doi.org/10.1145/996566.996704", 6, "dac", 2004]], "Nobuyuki Ohba": [0, ["An SoC design methodology using FPGAs and embedded microprocessors", ["Nobuyuki Ohba", "Kohji Takano"], "https://doi.org/10.1145/996566.996769", 6, "dac", 2004]], "Miljan Vuletic": [0, ["Virtual memory window for application-specific reconfigurable coprocessors", ["Miljan Vuletic", "Laura Pozzi", "Paolo Ienne"], "https://doi.org/10.1145/996566.996818", 6, "dac", 2004]], "Peter Wohl": [0, ["Scalable selector architecture for x-tolerant deterministic BIST", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel"], "https://doi.org/10.1145/996566.996814", 6, "dac", 2004]], "Sharad Kapur": [0, ["Large-scale full-wave simulation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/996566.996782", 4, "dac", 2004]], "Tobias Schule": [0, ["Abstraction of assembler programs for symbolic worst case execution time analysis", ["Tobias Schule", "Klaus Schneider"], "https://doi.org/10.1145/996566.996602", 6, "dac", 2004]], "Dipanjan Gope": [0, ["A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS", ["Dipanjan Gope", "Swagato Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1145/996566.996780", 6, "dac", 2004]], "Srivaths Ravi": [0, ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", 8, "dac", 2004]], "Wei Li": [0, ["On test generation for transition faults with minimized peak power dissipation", ["Wei Li", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/996566.996706", 6, "dac", 2004]], "Margarida F. Jacome": [0, ["Defect tolerant probabilistic design paradigm for nanotechnologies", ["Margarida F. Jacome", "Chen He", "Gustavo de Veciana", "Stephen Bijansky"], "https://doi.org/10.1145/996566.996730", 6, "dac", 2004]], "Wayne H. Wolf": [0, ["The future of multiprocessor systems-on-chips", ["Wayne H. Wolf"], "https://doi.org/10.1145/996566.996753", 5, "dac", 2004]], "Kevin W. McCullen": [0, ["Phase correct routing for alternating phase shift masks", ["Kevin W. McCullen"], "https://doi.org/10.1145/996566.996659", 4, "dac", 2004]], "Bo Zhai": [0, ["Theoretical and practical limits of dynamic voltage scaling", ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1145/996566.996798", 6, "dac", 2004]], "Zhong Xiu": [0, ["Large-scale placement by grid-warping", ["Zhong Xiu", "James D. Z. Ma", "Suzanne M. Fowler", "Rob A. Rutenbar"], "https://doi.org/10.1145/996566.996669", 6, "dac", 2004]], "Abhijit K. Deb": [0, ["System design for DSP applications in transaction level modeling paradigm", ["Abhijit K. Deb", "Axel Jantsch", "Johnny Oberg"], "https://doi.org/10.1145/996566.996698", 6, "dac", 2004]], "Sheldon X.-D. Tan": [0, ["Hierarchical approach to exact symbolic analysis of large analog circuits", ["Sheldon X.-D. Tan", "Weikun Guo", "Zhenyu Qi"], "https://doi.org/10.1145/996566.996795", 4, "dac", 2004]], "Tsutomu Sasao": [0, ["A method to decompose multiple-output logic functions", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/996566.996689", 6, "dac", 2004]], "Xin Li": [0, ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", 6, "dac", 2004]], "Aiqun Cao": [0, ["Post-layout logic optimization of domino circuits", ["Aiqun Cao", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996786", 6, "dac", 2004]], "Chun-Gi Lyuh": [0, ["Memory access scheduling and binding considering energy minimization in multi-bank memory systems", ["Chun-Gi Lyuh", "Taewhan Kim"], "https://doi.org/10.1145/996566.996596", 6, "dac", 2004]], "Fan Mo": [0, ["A timing-driven module-based chip design flow", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/996566.996585", 4, "dac", 2004]], "Andreas J. Strojwas": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", 0, "dac", 2004]], "Mongkol Ekpanyapong": [0, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", 6, "dac", 2004]], "Su-Wei Wu": [0.003674612380564213, ["Efficient power/ground network analysis for power integrity-driven design methodology", ["Su-Wei Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/996566.996617", 4, "dac", 2004]], "Sanjay Pant": [0, ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", 6, "dac", 2004]], "Anders Edman": [0, ["Timing closure through a globally synchronous, timing partitioned design methodology", ["Anders Edman", "Christer Svensson"], "https://doi.org/10.1145/996566.996586", 4, "dac", 2004]], "Srinivasan Murali": [0, ["SUNMAP: a tool for automatic topology selection and generation for NoCs", ["Srinivasan Murali", "Giovanni De Micheli"], "https://doi.org/10.1145/996566.996809", 6, "dac", 2004]], "Mario R. Casu": [0, ["A new approach to latency insensitive design", ["Mario R. Casu", "Luca Macchiarulo"], "https://doi.org/10.1145/996566.996725", 6, "dac", 2004]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Re-synthesis for delay variation tolerance", ["Shih-Chieh Chang", "Cheng-Tao Hsieh", "Kai-Chiang Wu"], "https://doi.org/10.1145/996566.996785", 6, "dac", 2004]], "Qinghua Liu": [0, ["Pre-layout wire length and congestion estimation", ["Qinghua Liu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996726", 6, "dac", 2004]], "Young-Su Kwon": [0.9876045286655426, ["Systematic functional coverage metric synthesis from hierarchical temporal event relation graph", ["Young-Su Kwon", "Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996580", 4, "dac", 2004]], "Max Baron": [0, ["Trends in the use of re-configurable platforms", ["Max Baron"], "https://doi.org/10.1145/996566.996685", 0, "dac", 2004]], "Jaewon Seo": [0.8390700072050095, ["Profile-based optimal intra-task voltage scheduling for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Ki-Seok Chung"], "https://doi.org/10.1145/996566.996597", 6, "dac", 2004]], "Johan P. Vanderhaegen": [0, ["Automated design of operational transconductance amplifiers using reversed geometric programming", ["Johan P. Vanderhaegen", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996608", 6, "dac", 2004]], "Arun Kejariwal": [0, ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", 6, "dac", 2004]], "Manish Handa": [0, ["An efficient algorithm for finding empty space for online FPGA placement", ["Manish Handa", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996820", 6, "dac", 2004]], "Abhijit Davare": [0, ["The best of both worlds: the efficient asynchronous implementation of synchronous specifications", ["Abhijit Davare", "Kelvin Lwin", "Alex Kondratyev", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/996566.996727", 4, "dac", 2004]], "Kaviraj Chopra": [0, ["Implicit pseudo boolean enumeration algorithms for input vector control", ["Kaviraj Chopra", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996774", 6, "dac", 2004]], "Anuradha Agarwal": [0, ["Fast and accurate parasitic capacitance models for layout-aware", ["Anuradha Agarwal", "Hemanth Sampath", "Veena Yelamanchili", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996610", 6, "dac", 2004]], "Shai Fine": [0, ["Probabilistic regression suites for functional verification", ["Shai Fine", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/996566.996581", 6, "dac", 2004]], "Miodrag Vujkovic": [0, ["Efficient timing closure without timing driven placement and routing", ["Miodrag Vujkovic", "David Wadkins", "William Swartz", "Carl Sechen"], "https://doi.org/10.1145/996566.996646", 6, "dac", 2004]], "Gunnar Braun": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", 6, "dac", 2004]], "Li-Da Huang": [0, ["Optical proximity correction (OPC): friendly maze routing", ["Li-Da Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/996566.996622", 6, "dac", 2004]], "Sudeep Pasricha": [0, ["Extending the transaction level modeling approach for fast communication architecture exploration", ["Sudeep Pasricha", "Nikil D. Dutt", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996603", 6, "dac", 2004]], "Pan Yu": [7.005815132288262e-05, ["Characterizing embedded applications for instruction-set extensible processors", ["Pan Yu", "Tulika Mitra"], "https://doi.org/10.1145/996566.996764", 6, "dac", 2004]], "Kai Wang": [0.007579641183838248, ["Buffer sizing for clock power minimization subject to general skew constraints", ["Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996614", 6, "dac", 2004]], "Lukai Cai": [0, ["Retargetable profiling for rapid, early system-level design space exploration", ["Lukai Cai", "Andreas Gerstlauer", "Daniel Gajski"], "https://doi.org/10.1145/996566.996651", 6, "dac", 2004]], "Zaher S. Andraus": [0, ["Automatic abstraction and verification of verilog models", ["Zaher S. Andraus", "Karem A. Sakallah"], "https://doi.org/10.1145/996566.996629", 6, "dac", 2004]], "Ashish Srivastava": [0, ["Statistical optimization of leakage power considering process variations using dual-Vth and sizing", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996775", 6, "dac", 2004], ["Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996777", 5, "dac", 2004]], "Allen C. Cheng": [0, ["FITS: framework-based instruction-set tuning synthesis for embedded application specific processors", ["Allen C. Cheng", "Gary S. Tyson", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996810", 4, "dac", 2004]], "Eduardo Braulio Wanderley Netto": [0, ["Multi-profile based code compression", ["Eduardo Braulio Wanderley Netto", "Rodolfo Azevedo", "Paulo Centoducatte", "Guido Araujo"], "https://doi.org/10.1145/996566.996635", 6, "dac", 2004]], "Xun Liu": [0, ["Practical repeater insertion for low power: what repeater library do we need?", ["Xun Liu", "Yuantao Peng", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/996566.996576", 6, "dac", 2004]], "Kanak Agarwal": [0, ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", 4, "dac", 2004]], "Yuichi Tanji": [0, ["Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects", ["Yuichi Tanji", "Hideki Asai"], "https://doi.org/10.1145/996566.996783", 4, "dac", 2004]], "Todd M. Austin": [0, ["Designing robust microarchitectures", ["Todd M. Austin"], "https://doi.org/10.1145/996566.996591", 0, "dac", 2004]], "Nitin Deo": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", 0, "dac", 2004]], "V. Kheterpal": [0, ["Routing architecture exploration for regular fabrics", ["V. Kheterpal", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996625", 4, "dac", 2004]], "Srinivasa R. Sridhara": [0, ["Coding for system-on-chip networks: a unified framework", ["Srinivasa R. Sridhara", "Naresh R. Shanbhag"], "https://doi.org/10.1145/996566.996600", 4, "dac", 2004]], "Yang Xu": [0, ["ORACLE: optimization with recourse of analog circuits including layout extraction", ["Yang Xu", "Lawrence T. Pileggi", "Stephen P. Boyd"], "https://doi.org/10.1145/996566.996611", 4, "dac", 2004]], "Lizheng Zhang": [0, ["Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining", ["Lizheng Zhang", "Yuhen Hu", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/996566.996806", 4, "dac", 2004]], "Seokwoo Lee": [0.9982228577136993, ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", 6, "dac", 2004]], "Fei Li": [0, ["FPGA power reduction using configurable dual-Vdd", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/996566.996767", 6, "dac", 2004]], "Anish Muttreja": [0, ["Automated energy/performance macromodeling of embedded software", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/996566.996599", 4, "dac", 2004]], "Philip Brisk": [0, ["Area-efficient instruction set synthesis for reconfigurable system-on-chip designs", ["Philip Brisk", "Adam Kaplan", "Majid Sarrafzadeh"], "https://doi.org/10.1145/996566.996679", 6, "dac", 2004]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Benefits and challenges for platform-based design", ["Alberto L. Sangiovanni-Vincentelli", "Luca P. Carloni", "Fernando De Bernardinis", "Marco Sgroi"], "https://doi.org/10.1145/996566.996684", 6, "dac", 2004]], "Vinay Verma": [0, ["Efficient on-line testing of FPGAs with provable diagnosabilities", ["Vinay Verma", "Shantanu Dutt", "Vishal Suthar"], "https://doi.org/10.1145/996566.996705", 6, "dac", 2004]], "Jiayong Le": [0, ["STAC: statistical timing analysis with correlation", ["Jiayong Le", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996665", 6, "dac", 2004]], "Daniel L. Rosenband": [0, ["Modular scheduling of guarded atomic actions", ["Daniel L. Rosenband", "Arvind"], "https://doi.org/10.1145/996566.996583", 6, "dac", 2004]], "Mahmut T. Kandemir": [0, ["LODS: locality-oriented dynamic scheduling for on-chip multiprocessors", ["Mahmut T. Kandemir"], "https://doi.org/10.1145/996566.996605", 4, "dac", 2004]], "Shekhar Borkar": [0, ["Design and reliability challenges in nanometer technologies", ["Shekhar Borkar", "Tanay Karnik", "Vivek De"], "https://doi.org/10.1145/996566.996588", 0, "dac", 2004]], "Carlo Brandolese": [0, ["An area estimation methodology for FPGA based designs at systemc-level", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice"], "https://doi.org/10.1145/996566.996606", 4, "dac", 2004]], "Dongwoo Lee": [0.9974333494901657, ["Static timing analysis using backward signal propagation", ["Dongwoo Lee", "Vladimir Zolotov", "David T. Blaauw"], "https://doi.org/10.1145/996566.996747", 6, "dac", 2004]], "Robert Dahlberg": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", 0, "dac", 2004]], "Sanghamitra Roy": [0, ["An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design", ["Sanghamitra Roy", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996701", 4, "dac", 2004]], "Nikhil Saluja": [0, ["A robust algorithm for approximate compatible observability don't care (CODC) computation", ["Nikhil Saluja", "Sunil P. Khatri"], "https://doi.org/10.1145/996566.996688", 6, "dac", 2004]], "Samar Abdi": [0, ["Automatic generation of equivalent architecture model from functional specification", ["Samar Abdi", "Daniel Gajski"], "https://doi.org/10.1145/996566.996732", 6, "dac", 2004]], "Janet Meiling Wang": [5.2691266063872866e-12, ["A linear fractional transform (LFT) based model for interconnect parametric uncertainty", ["Janet Meiling Wang", "Omar Hafiz", "Jun Li"], "https://doi.org/10.1145/996566.996674", 6, "dac", 2004]], "Sreeja Raj": [0, ["A methodology to improve timing yield in the presence of process variations", ["Sreeja Raj", "Sarma B. K. Vrudhula", "Janet Meiling Wang"], "https://doi.org/10.1145/996566.996694", 6, "dac", 2004]], "Michael L. Behm": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", 5, "dac", 2004]], "Li Ding": [0, ["A novel technique to improve noise immunity of CMOS dynamic logic circuits", ["Li Ding", "Pinaki Mazumder"], "https://doi.org/10.1145/996566.996805", 4, "dac", 2004]], "Roman L. Lysecky": [0, ["Dynamic FPGA routing for just-in-time FPGA compilation", ["Roman L. Lysecky", "Frank Vahid", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/996566.996819", 6, "dac", 2004]], "Gaurav Mittal": [0, ["Automatic translation of software binaries onto FPGAs", ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996678", 6, "dac", 2004]], "Giovanni De Micheli": [0, ["Reliable communication in systems on chips", ["Giovanni De Micheli"], "https://doi.org/10.1145/996566.996590", 0, "dac", 2004]], "Naresh R. Shanbhag": [0, ["A communication-theoretic design paradigm for reliable SOCs", ["Naresh R. Shanbhag"], "https://doi.org/10.1145/996566.996589", 0, "dac", 2004]], "Rouwaida Kanj": [0, ["Noise characterization of static CMOS gates", ["Rouwaida Kanj", "Timothy Lehner", "Bhavna Agrawal", "Elyse Rosenbaum"], "https://doi.org/10.1145/996566.996803", 6, "dac", 2004]], "Joshua J. Pieper": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", 6, "dac", 2004]], "Anand Rajaram": [0, ["Reducing clock skew variability via cross links", ["Anand Rajaram", "Jiang Hu", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996574", 6, "dac", 2004]], "Farid N. Najm": [0, ["Statistical timing analysis based on a timing yield model", ["Farid N. Najm", "Noel Menezes"], "https://doi.org/10.1145/996566.996696", 6, "dac", 2004]], "Ravishankar K. Iyer": [0, ["Hierarchical application aware error detection and recovery", ["Ravishankar K. Iyer"], "https://doi.org/10.1145/996566.996592", 0, "dac", 2004]], "Puneet Gupta": [0, ["Toward a systematic-variation aware timing methodology", ["Puneet Gupta", "Fook-Luen Heng"], "https://doi.org/10.1145/996566.996660", 6, "dac", 2004], ["Selective gate-length biasing for cost-effective runtime leakage control", ["Puneet Gupta", "Andrew B. Kahng", "Puneet Sharma", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996661", 4, "dac", 2004]], "Young-Il Kim": [0.9972822517156601, ["Communication-efficient hardware acceleration for fast functional simulation", ["Young-Il Kim", "Woo-Seung Yang", "Young-Su Kwon", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996654", 6, "dac", 2004]], "Prashant Saxena": [0, ["Modeling repeaters explicitly within analytical placement", ["Prashant Saxena", "Bill Halpin"], "https://doi.org/10.1145/996566.996759", 6, "dac", 2004]], "Wei Huang": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", 6, "dac", 2004]], "Ganapathy Parthasarathy": [0, ["An efficient finite-domain constraint solver for circuits", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Li-C. Wang"], "https://doi.org/10.1145/996566.996628", 6, "dac", 2004]], "Sambuddha Bhattacharya": [0, ["Correct-by-construction layout-centric retargeting of large analog designs", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "Roy Hartono", "C.-J. Richard Shi"], "https://doi.org/10.1145/996566.996609", 6, "dac", 2004]], "Javier Resano": [0, ["Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware", ["Javier Resano", "Daniel Mozos"], "https://doi.org/10.1145/996566.996604", 6, "dac", 2004]], "Xiaoyun Sun": [4.158675737109263e-09, ["Combining dictionary coding and LFSR reseeding for test data compression", ["Xiaoyun Sun", "Larry L. Kinney", "Bapiraju Vinnakota"], "https://doi.org/10.1145/996566.996816", 4, "dac", 2004]], "Bin Wu": [0.012661627493798733, ["An analytical approach for dynamic range estimation", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/996566.996699", 6, "dac", 2004]], "Siddharth Choudhuri": [0, ["Energy characterization of filesystems for diskless embedded systems", ["Siddharth Choudhuri", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996722", 4, "dac", 2004]], "Satrajit Gupta": [0, ["CHIME: coupled hierarchical inductance model evaluation", ["Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996781", 6, "dac", 2004]], "Seung Hoon Choi": [0.9974808692932129, ["Novel sizing algorithm for yield improvement under process variation in nanometer technology", ["Seung Hoon Choi", "Bipul Chandra Paul", "Kaushik Roy"], "https://doi.org/10.1145/996566.996695", 6, "dac", 2004]]}