
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000621c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08006330  08006330  00007330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064b4  080064b4  0000807c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080064b4  080064b4  0000807c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080064b4  080064b4  0000807c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064b8  080064b8  000074b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080064bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000036a8  2000007c  08006538  0000807c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003724  08006538  00008724  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b0a  00000000  00000000  000080a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a98  00000000  00000000  00020baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d8  00000000  00000000  00024648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a1  00000000  00000000  00025d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019fa6  00000000  00000000  00026ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d91  00000000  00000000  00040e67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098c68  00000000  00000000  00056bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef860  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000679c  00000000  00000000  000ef8a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000f6040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006314 	.word	0x08006314

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08006314 	.word	0x08006314

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800093c:	b4b0      	push	{r4, r5, r7}
 800093e:	b08f      	sub	sp, #60	@ 0x3c
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000944:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 800094a:	2307      	movs	r3, #7
 800094c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000950:	2307      	movs	r3, #7
 8000952:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000956:	2301      	movs	r3, #1
 8000958:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 800095c:	23ff      	movs	r3, #255	@ 0xff
 800095e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000962:	2364      	movs	r3, #100	@ 0x64
 8000964:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000968:	2308      	movs	r3, #8
 800096a:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	461d      	mov	r5, r3
 8000970:	f107 040c 	add.w	r4, r7, #12
 8000974:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000976:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000980:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	373c      	adds	r7, #60	@ 0x3c
 8000988:	46bd      	mov	sp, r7
 800098a:	bcb0      	pop	{r4, r5, r7}
 800098c:	4770      	bx	lr

0800098e <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6898      	ldr	r0, [r3, #8]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	899b      	ldrh	r3, [r3, #12]
 800099e:	2200      	movs	r2, #0
 80009a0:	4619      	mov	r1, r3
 80009a2:	f001 fc09 	bl	80021b8 <HAL_GPIO_WritePin>
    short_delay_ms(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fa9f 	bl	8000eea <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6898      	ldr	r0, [r3, #8]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	899b      	ldrh	r3, [r3, #12]
 80009b4:	2201      	movs	r2, #1
 80009b6:	4619      	mov	r1, r3
 80009b8:	f001 fbfe 	bl	80021b8 <HAL_GPIO_WritePin>
    short_delay_ms(100);
 80009bc:	2064      	movs	r0, #100	@ 0x64
 80009be:	f000 fa94 	bl	8000eea <short_delay_ms>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 80009d4:	2101      	movs	r1, #1
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f000 fa3a 	bl	8000e50 <LoRa_read>
 80009dc:	4603      	mov	r3, r0
 80009de:	73bb      	strb	r3, [r7, #14]
    data = read;
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d107      	bne.n	80009fa <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 80009ea:	7bbb      	ldrb	r3, [r7, #14]
 80009ec:	f023 0307 	bic.w	r3, r3, #7
 80009f0:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
 80009f8:	e03e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d10c      	bne.n	8000a1a <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000a00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a04:	f023 0307 	bic.w	r3, r3, #7
 8000a08:	b25b      	sxtb	r3, r3
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	b25b      	sxtb	r3, r3
 8000a10:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2201      	movs	r2, #1
 8000a16:	61da      	str	r2, [r3, #28]
 8000a18:	e02e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d10c      	bne.n	8000a3a <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a24:	f023 0307 	bic.w	r3, r3, #7
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	f043 0303 	orr.w	r3, r3, #3
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2203      	movs	r2, #3
 8000a36:	61da      	str	r2, [r3, #28]
 8000a38:	e01e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2b05      	cmp	r3, #5
 8000a3e:	d10c      	bne.n	8000a5a <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a44:	f023 0307 	bic.w	r3, r3, #7
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	f043 0305 	orr.w	r3, r3, #5
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2205      	movs	r2, #5
 8000a56:	61da      	str	r2, [r3, #28]
 8000a58:	e00e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	2b06      	cmp	r3, #6
 8000a5e:	d10b      	bne.n	8000a78 <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000a60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a64:	f023 0307 	bic.w	r3, r3, #7
 8000a68:	b25b      	sxtb	r3, r3
 8000a6a:	f043 0306 	orr.w	r3, r3, #6
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2206      	movs	r2, #6
 8000a76:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fa00 	bl	8000e84 <LoRa_write>
    //HAL_Delay(10);
}
 8000a84:	bf00      	nop
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	889b      	ldrh	r3, [r3, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f001 fb86 	bl	80021b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6998      	ldr	r0, [r3, #24]
 8000ab0:	88fa      	ldrh	r2, [r7, #6]
 8000ab2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	f002 f88c 	bl	8002bd4 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000abc:	bf00      	nop
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f002 fc8c 	bl	80033e0 <HAL_SPI_GetState>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d1f7      	bne.n	8000abe <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6998      	ldr	r0, [r3, #24]
 8000ad2:	8b3a      	ldrh	r2, [r7, #24]
 8000ad4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ad8:	6839      	ldr	r1, [r7, #0]
 8000ada:	f002 f9bf 	bl	8002e5c <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ade:	bf00      	nop
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fc7b 	bl	80033e0 <HAL_SPI_GetState>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d1f7      	bne.n	8000ae0 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	6818      	ldr	r0, [r3, #0]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	889b      	ldrh	r3, [r3, #4]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	f001 fb5c 	bl	80021b8 <HAL_GPIO_WritePin>
}
 8000b00:	bf00      	nop
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	4613      	mov	r3, r2
 8000b16:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	6818      	ldr	r0, [r3, #0]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	889b      	ldrh	r3, [r3, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	4619      	mov	r1, r3
 8000b24:	f001 fb48 	bl	80021b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	6998      	ldr	r0, [r3, #24]
 8000b2c:	88fa      	ldrh	r2, [r7, #6]
 8000b2e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	f002 f84e 	bl	8002bd4 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b38:	bf00      	nop
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f002 fc4e 	bl	80033e0 <HAL_SPI_GetState>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d1f7      	bne.n	8000b3a <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6998      	ldr	r0, [r3, #24]
 8000b4e:	8b3a      	ldrh	r2, [r7, #24]
 8000b50:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	f002 f83d 	bl	8002bd4 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b5a:	bf00      	nop
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f002 fc3d 	bl	80033e0 <HAL_SPI_GetState>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d1f7      	bne.n	8000b5c <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6818      	ldr	r0, [r3, #0]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	889b      	ldrh	r3, [r3, #4]
 8000b74:	2201      	movs	r2, #1
 8000b76:	4619      	mov	r1, r3
 8000b78:	f001 fb1e 	bl	80021b8 <HAL_GPIO_WritePin>
}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000b90:	2126      	movs	r1, #38	@ 0x26
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f000 f95c 	bl	8000e50 <LoRa_read>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d004      	beq.n	8000bac <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000ba2:	7bbb      	ldrb	r3, [r7, #14]
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	73fb      	strb	r3, [r7, #15]
 8000baa:	e003      	b.n	8000bb4 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000bac:	7bbb      	ldrb	r3, [r7, #14]
 8000bae:	f023 0308 	bic.w	r3, r3, #8
 8000bb2:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2126      	movs	r1, #38	@ 0x26
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 f962 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b096      	sub	sp, #88	@ 0x58
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000bd0:	4a17      	ldr	r2, [pc, #92]	@ (8000c30 <LoRa_setAutoLDO+0x68>)
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	2250      	movs	r2, #80	@ 0x50
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f004 fe7b 	bl	80058d6 <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000be6:	461a      	mov	r2, r3
 8000be8:	2301      	movs	r3, #1
 8000bea:	4093      	lsls	r3, r2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fc01 	bl	80003f4 <__aeabi_i2d>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	3358      	adds	r3, #88	@ 0x58
 8000bfc:	443b      	add	r3, r7
 8000bfe:	3b50      	subs	r3, #80	@ 0x50
 8000c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c04:	f7ff fd8a 	bl	800071c <__aeabi_ddiv>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	4610      	mov	r0, r2
 8000c0e:	4619      	mov	r1, r3
 8000c10:	f7ff fe6c 	bl	80008ec <__aeabi_d2iz>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b10      	cmp	r3, #16
 8000c18:	bfcc      	ite	gt
 8000c1a:	2301      	movgt	r3, #1
 8000c1c:	2300      	movle	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	4619      	mov	r1, r3
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff ffae 	bl	8000b84 <LoRa_setLowDaraRateOptimization>
}
 8000c28:	bf00      	nop
 8000c2a:	3758      	adds	r7, #88	@ 0x58
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	08006330 	.word	0x08006330

08000c34 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	04db      	lsls	r3, r3, #19
 8000c42:	115b      	asrs	r3, r3, #5
 8000c44:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	0c1b      	lsrs	r3, r3, #16
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6818      	ldr	r0, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	889b      	ldrh	r3, [r3, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f001 faad 	bl	80021b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6998      	ldr	r0, [r3, #24]
 8000c62:	f107 011b 	add.w	r1, r7, #27
 8000c66:	2364      	movs	r3, #100	@ 0x64
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f001 ffb3 	bl	8002bd4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6818      	ldr	r0, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	889b      	ldrh	r3, [r3, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f001 fa9d 	bl	80021b8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e002      	b.n	8000c8a <LoRa_setFrequency+0x56>
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000c90:	dbf8      	blt.n	8000c84 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	889b      	ldrh	r3, [r3, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f001 fa87 	bl	80021b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6998      	ldr	r0, [r3, #24]
 8000cae:	f107 011b 	add.w	r1, r7, #27
 8000cb2:	2364      	movs	r3, #100	@ 0x64
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f001 ff8d 	bl	8002bd4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6818      	ldr	r0, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	889b      	ldrh	r3, [r3, #4]
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f001 fa77 	bl	80021b8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	e002      	b.n	8000cd6 <LoRa_setFrequency+0xa2>
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000cdc:	dbf8      	blt.n	8000cd0 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6818      	ldr	r0, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	889b      	ldrh	r3, [r3, #4]
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f001 fa62 	bl	80021b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6998      	ldr	r0, [r3, #24]
 8000cf8:	f107 011b 	add.w	r1, r7, #27
 8000cfc:	2364      	movs	r3, #100	@ 0x64
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f001 ff68 	bl	8002bd4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	889b      	ldrh	r3, [r3, #4]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f001 fa52 	bl	80021b8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	e002      	b.n	8000d20 <LoRa_setFrequency+0xec>
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000d26:	dbf8      	blt.n	8000d1a <LoRa_setFrequency+0xe6>
}
 8000d28:	bf00      	nop
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b084      	sub	sp, #16
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2b0c      	cmp	r3, #12
 8000d40:	dd01      	ble.n	8000d46 <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000d42:	230c      	movs	r3, #12
 8000d44:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	2b06      	cmp	r3, #6
 8000d4a:	dc01      	bgt.n	8000d50 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8000d4c:	2307      	movs	r3, #7
 8000d4e:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000d50:	211e      	movs	r1, #30
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f87c 	bl	8000e50 <LoRa_read>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	011b      	lsls	r3, r3, #4
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8000d70:	7bbb      	ldrb	r3, [r7, #14]
 8000d72:	461a      	mov	r2, r3
 8000d74:	211e      	movs	r1, #30
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f000 f884 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ff23 	bl	8000bc8 <LoRa_setAutoLDO>
}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8000d96:	78fb      	ldrb	r3, [r7, #3]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	2109      	movs	r1, #9
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f000 f871 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8000dbc:	78fb      	ldrb	r3, [r7, #3]
 8000dbe:	2b2c      	cmp	r3, #44	@ 0x2c
 8000dc0:	d801      	bhi.n	8000dc6 <LoRa_setOCP+0x1a>
        current = 45;
 8000dc2:	232d      	movs	r3, #45	@ 0x2d
 8000dc4:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 8000dc6:	78fb      	ldrb	r3, [r7, #3]
 8000dc8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dca:	d901      	bls.n	8000dd0 <LoRa_setOCP+0x24>
        current = 240;
 8000dcc:	23f0      	movs	r3, #240	@ 0xf0
 8000dce:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8000dd0:	78fb      	ldrb	r3, [r7, #3]
 8000dd2:	2b78      	cmp	r3, #120	@ 0x78
 8000dd4:	d809      	bhi.n	8000dea <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 8000dd6:	78fb      	ldrb	r3, [r7, #3]
 8000dd8:	3b2d      	subs	r3, #45	@ 0x2d
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000ddc:	fb82 1203 	smull	r1, r2, r2, r3
 8000de0:	1052      	asrs	r2, r2, #1
 8000de2:	17db      	asrs	r3, r3, #31
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	73fb      	strb	r3, [r7, #15]
 8000de8:	e00b      	b.n	8000e02 <LoRa_setOCP+0x56>
    else if(current <= 240)
 8000dea:	78fb      	ldrb	r3, [r7, #3]
 8000dec:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dee:	d808      	bhi.n	8000e02 <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 8000df0:	78fb      	ldrb	r3, [r7, #3]
 8000df2:	331e      	adds	r3, #30
 8000df4:	4a09      	ldr	r2, [pc, #36]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000df6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dfa:	1092      	asrs	r2, r2, #2
 8000dfc:	17db      	asrs	r3, r3, #31
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	3320      	adds	r3, #32
 8000e06:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	210b      	movs	r1, #11
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 f838 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	66666667 	.word	0x66666667

08000e20 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000e28:	211e      	movs	r1, #30
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 f810 	bl	8000e50 <LoRa_read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	f043 0307 	orr.w	r3, r3, #7
 8000e3a:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	211e      	movs	r1, #30
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 f81e 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000e66:	f107 030f 	add.w	r3, r7, #15
 8000e6a:	f107 010e 	add.w	r1, r7, #14
 8000e6e:	2201      	movs	r2, #1
 8000e70:	9200      	str	r2, [sp, #0]
 8000e72:	2201      	movs	r2, #1
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff fe09 	bl	8000a8c <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
 8000e90:	4613      	mov	r3, r2
 8000e92:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	73bb      	strb	r3, [r7, #14]
    data = value;
 8000e9e:	78bb      	ldrb	r3, [r7, #2]
 8000ea0:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000ea2:	f107 030f 	add.w	r3, r7, #15
 8000ea6:	f107 010e 	add.w	r1, r7, #14
 8000eaa:	2201      	movs	r2, #1
 8000eac:	9200      	str	r2, [sp, #0]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fe29 	bl	8000b08 <LoRa_writeReg>
    //HAL_Delay(5);
}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]

    return 1;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr

08000ed2 <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8000eda:	2105      	movs	r1, #5
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fd74 	bl	80009ca <LoRa_gotoMode>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 8000eea:	b480      	push	{r7}
 8000eec:	b085      	sub	sp, #20
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 8000ef2:	e008      	b.n	8000f06 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 8000ef4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000ef8:	60fb      	str	r3, [r7, #12]
        while (count--);
 8000efa:	bf00      	nop
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	1e5a      	subs	r2, r3, #1
 8000f00:	60fa      	str	r2, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1fa      	bne.n	8000efc <short_delay_ms+0x12>
    while (ms--) {
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	1e5a      	subs	r2, r3, #1
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1f1      	bne.n	8000ef4 <short_delay_ms+0xa>
    }
}
 8000f10:	bf00      	nop
 8000f12:	bf00      	nop
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr

08000f1c <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff ffca 	bl	8000ebe <LoRa_isvalid>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f000 808b 	beq.w	8001048 <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8000f32:	2100      	movs	r1, #0
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff fd48 	bl	80009ca <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 8000f3a:	200a      	movs	r0, #10
 8000f3c:	f7ff ffd5 	bl	8000eea <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 8000f40:	2101      	movs	r1, #1
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ff84 	bl	8000e50 <LoRa_read>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 8000f4c:	200a      	movs	r0, #10
 8000f4e:	f7ff ffcc 	bl	8000eea <short_delay_ms>

            data = read | 0x80;
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f58:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 8000f5a:	7bbb      	ldrb	r3, [r7, #14]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	2101      	movs	r1, #1
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ff8f 	bl	8000e84 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8000f66:	2064      	movs	r0, #100	@ 0x64
 8000f68:	f7ff ffbf 	bl	8000eea <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6a1b      	ldr	r3, [r3, #32]
 8000f70:	4619      	mov	r1, r3
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff fe5e 	bl	8000c34 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f7e:	4619      	mov	r1, r3
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff ff02 	bl	8000d8a <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f7ff ff0c 	bl	8000dac <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 8000f94:	2223      	movs	r2, #35	@ 0x23
 8000f96:	210c      	movs	r1, #12
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff73 	bl	8000e84 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ff3e 	bl	8000e20 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000faa:	4619      	mov	r1, r3
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fec0 	bl	8000d32 <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8000fb2:	22ff      	movs	r2, #255	@ 0xff
 8000fb4:	211f      	movs	r1, #31
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ff64 	bl	8000e84 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 8000fd8:	7bbb      	ldrb	r3, [r7, #14]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	211d      	movs	r1, #29
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ff50 	bl	8000e84 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff fdef 	bl	8000bc8 <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fee:	0a1b      	lsrs	r3, r3, #8
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	2120      	movs	r1, #32
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff43 	bl	8000e84 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001002:	b2db      	uxtb	r3, r3
 8001004:	461a      	mov	r2, r3
 8001006:	2121      	movs	r1, #33	@ 0x21
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff3b 	bl	8000e84 <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 800100e:	2200      	movs	r2, #0
 8001010:	2140      	movs	r1, #64	@ 0x40
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ff36 	bl	8000e84 <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001018:	2101      	movs	r1, #1
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff fcd5 	bl	80009ca <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2201      	movs	r2, #1
 8001024:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001026:	200a      	movs	r0, #10
 8001028:	f7ff ff5f 	bl	8000eea <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 800102c:	2142      	movs	r1, #66	@ 0x42
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ff0e 	bl	8000e50 <LoRa_read>
 8001034:	4603      	mov	r3, r0
 8001036:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 8001038:	7bfb      	ldrb	r3, [r7, #15]
 800103a:	2b12      	cmp	r3, #18
 800103c:	d101      	bne.n	8001042 <LoRa_init+0x126>
                return LORA_OK;
 800103e:	23c8      	movs	r3, #200	@ 0xc8
 8001040:	e004      	b.n	800104c <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 8001042:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001046:	e001      	b.n	800104c <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 8001048:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <RX_Queue_init>:
#include "queue.h"
#include "stdio.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 8001058:	2200      	movs	r2, #0
 800105a:	2115      	movs	r1, #21
 800105c:	2005      	movs	r0, #5
 800105e:	f003 f859 	bl	8004114 <xQueueGenericCreate>
 8001062:	4603      	mov	r3, r0
 8001064:	4a07      	ldr	r2, [pc, #28]	@ (8001084 <RX_Queue_init+0x30>)
 8001066:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <RX_Queue_init+0x30>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <RX_Queue_init+0x22>
        return rx_queue_handle;
 8001070:	4b04      	ldr	r3, [pc, #16]	@ (8001084 <RX_Queue_init+0x30>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	e003      	b.n	800107e <RX_Queue_init+0x2a>
    }else {
        printf("RX Queue creation failed : NO MEMORY \n");
 8001076:	4804      	ldr	r0, [pc, #16]	@ (8001088 <RX_Queue_init+0x34>)
 8001078:	f004 fad2 	bl	8005620 <puts>
        return NULL;
 800107c:	2300      	movs	r3, #0





 800107e:	4618      	mov	r0, r3
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000098 	.word	0x20000098
 8001088:	08006380 	.word	0x08006380

0800108c <MSP_SendRC>:
    return (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

// --- Send MSP_SET_RAW_RC frame ---
void MSP_SendRC()
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0
    uint8_t frame[MSP_FRAME_SIZE];
    memset(frame, 0, MSP_FRAME_SIZE);
 8001092:	1d3b      	adds	r3, r7, #4
 8001094:	2216      	movs	r2, #22
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f004 fba1 	bl	80057e0 <memset>

    // header
    frame[0] = '$';
 800109e:	2324      	movs	r3, #36	@ 0x24
 80010a0:	713b      	strb	r3, [r7, #4]
    frame[1] = 'M';
 80010a2:	234d      	movs	r3, #77	@ 0x4d
 80010a4:	717b      	strb	r3, [r7, #5]
    frame[2] = '<';
 80010a6:	233c      	movs	r3, #60	@ 0x3c
 80010a8:	71bb      	strb	r3, [r7, #6]
    frame[3] = RC_CHANNELS * 2;   // payload size
 80010aa:	2310      	movs	r3, #16
 80010ac:	71fb      	strb	r3, [r7, #7]
    frame[4] = MSP_SET_RAW_RC;    // command
 80010ae:	23c8      	movs	r3, #200	@ 0xc8
 80010b0:	723b      	strb	r3, [r7, #8]

    // payload: 8 channels, little endian
    for (uint8_t ch = 0; ch < RC_CHANNELS; ch++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	77fb      	strb	r3, [r7, #31]
 80010b6:	e01c      	b.n	80010f2 <MSP_SendRC+0x66>
    {
        frame[5 + ch*2] = rc_channels[ch] & 0xFF;
 80010b8:	7ffb      	ldrb	r3, [r7, #31]
 80010ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001138 <MSP_SendRC+0xac>)
 80010bc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80010c0:	7ffb      	ldrb	r3, [r7, #31]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	3305      	adds	r3, #5
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	3320      	adds	r3, #32
 80010ca:	443b      	add	r3, r7
 80010cc:	f803 2c1c 	strb.w	r2, [r3, #-28]
        frame[6 + ch*2] = rc_channels[ch] >> 8;
 80010d0:	7ffb      	ldrb	r3, [r7, #31]
 80010d2:	4a19      	ldr	r2, [pc, #100]	@ (8001138 <MSP_SendRC+0xac>)
 80010d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	b29a      	uxth	r2, r3
 80010dc:	7ffb      	ldrb	r3, [r7, #31]
 80010de:	3303      	adds	r3, #3
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	3320      	adds	r3, #32
 80010e6:	443b      	add	r3, r7
 80010e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (uint8_t ch = 0; ch < RC_CHANNELS; ch++)
 80010ec:	7ffb      	ldrb	r3, [r7, #31]
 80010ee:	3301      	adds	r3, #1
 80010f0:	77fb      	strb	r3, [r7, #31]
 80010f2:	7ffb      	ldrb	r3, [r7, #31]
 80010f4:	2b07      	cmp	r3, #7
 80010f6:	d9df      	bls.n	80010b8 <MSP_SendRC+0x2c>
    }

    // checksum = XOR of length + command + payload
    uint8_t checksum = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	77bb      	strb	r3, [r7, #30]
    for (uint8_t i = 3; i < 5 + RC_CHANNELS*2; i++)
 80010fc:	2303      	movs	r3, #3
 80010fe:	777b      	strb	r3, [r7, #29]
 8001100:	e00a      	b.n	8001118 <MSP_SendRC+0x8c>
        checksum ^= frame[i];
 8001102:	7f7b      	ldrb	r3, [r7, #29]
 8001104:	3320      	adds	r3, #32
 8001106:	443b      	add	r3, r7
 8001108:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 800110c:	7fbb      	ldrb	r3, [r7, #30]
 800110e:	4053      	eors	r3, r2
 8001110:	77bb      	strb	r3, [r7, #30]
    for (uint8_t i = 3; i < 5 + RC_CHANNELS*2; i++)
 8001112:	7f7b      	ldrb	r3, [r7, #29]
 8001114:	3301      	adds	r3, #1
 8001116:	777b      	strb	r3, [r7, #29]
 8001118:	7f7b      	ldrb	r3, [r7, #29]
 800111a:	2b14      	cmp	r3, #20
 800111c:	d9f1      	bls.n	8001102 <MSP_SendRC+0x76>
    frame[MSP_FRAME_SIZE - 1] = checksum;
 800111e:	7fbb      	ldrb	r3, [r7, #30]
 8001120:	767b      	strb	r3, [r7, #25]

    HAL_UART_Transmit(&huart2, frame, MSP_FRAME_SIZE, HAL_MAX_DELAY);
 8001122:	1d39      	adds	r1, r7, #4
 8001124:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001128:	2216      	movs	r2, #22
 800112a:	4804      	ldr	r0, [pc, #16]	@ (800113c <MSP_SendRC+0xb0>)
 800112c:	f002 fd00 	bl	8003b30 <HAL_UART_Transmit>
}
 8001130:	bf00      	nop
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000009c 	.word	0x2000009c
 800113c:	20000114 	.word	0x20000114

08001140 <setupRC>:

// --- Setup default RC values ---
void setupRC()
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
    for (int i = 0; i < RC_CHANNELS; i++)
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	e008      	b.n	800115e <setupRC+0x1e>
        rc_channels[i] = 900;           // mid-stick default
 800114c:	4a0c      	ldr	r2, [pc, #48]	@ (8001180 <setupRC+0x40>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8001154:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < RC_CHANNELS; i++)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3301      	adds	r3, #1
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2b07      	cmp	r3, #7
 8001162:	ddf3      	ble.n	800114c <setupRC+0xc>

    rc_channels[2] = 900;                // throttle low
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <setupRC+0x40>)
 8001166:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800116a:	809a      	strh	r2, [r3, #4]
    rc_channels[4] = 900;                // arm switch
 800116c:	4b04      	ldr	r3, [pc, #16]	@ (8001180 <setupRC+0x40>)
 800116e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8001172:	811a      	strh	r2, [r3, #8]

    MSP_SendRC();
 8001174:	f7ff ff8a 	bl	800108c <MSP_SendRC>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	2000009c 	.word	0x2000009c

08001184 <updateRCLoop>:

// --- Example loop: sweep roll, toggle arm, ramp throttle ---
void updateRCLoop()
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
    static int roll_dir = 1;
    static int pitch_dir = 1;
    static int yaw_dir = 1;

    uint32_t now = HAL_GetTick();
 800118a:	f000 fda7 	bl	8001cdc <HAL_GetTick>
 800118e:	6078      	str	r0, [r7, #4]
    static uint32_t lastAuxToggle = 0;
    rc_channels[4] = 1800;
 8001190:	4b40      	ldr	r3, [pc, #256]	@ (8001294 <updateRCLoop+0x110>)
 8001192:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8001196:	811a      	strh	r2, [r3, #8]

    // --- Sweep roll (CH1) 1300  1700
    rc_channels[0] += roll_dir * 10;
 8001198:	4b3e      	ldr	r3, [pc, #248]	@ (8001294 <updateRCLoop+0x110>)
 800119a:	881a      	ldrh	r2, [r3, #0]
 800119c:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <updateRCLoop+0x114>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	4619      	mov	r1, r3
 80011a4:	0089      	lsls	r1, r1, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	4413      	add	r3, r2
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b38      	ldr	r3, [pc, #224]	@ (8001294 <updateRCLoop+0x110>)
 80011b2:	801a      	strh	r2, [r3, #0]
    if (rc_channels[0] >= 1700) roll_dir = -1;
 80011b4:	4b37      	ldr	r3, [pc, #220]	@ (8001294 <updateRCLoop+0x110>)
 80011b6:	881b      	ldrh	r3, [r3, #0]
 80011b8:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80011bc:	4293      	cmp	r3, r2
 80011be:	d903      	bls.n	80011c8 <updateRCLoop+0x44>
 80011c0:	4b35      	ldr	r3, [pc, #212]	@ (8001298 <updateRCLoop+0x114>)
 80011c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011c6:	601a      	str	r2, [r3, #0]
    if (rc_channels[0] <= 1300) roll_dir = 1;
 80011c8:	4b32      	ldr	r3, [pc, #200]	@ (8001294 <updateRCLoop+0x110>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	f240 5214 	movw	r2, #1300	@ 0x514
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d802      	bhi.n	80011da <updateRCLoop+0x56>
 80011d4:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <updateRCLoop+0x114>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	601a      	str	r2, [r3, #0]

    // --- Sweep pitch (CH2) 1300  1700
    rc_channels[1] += pitch_dir * 10;
 80011da:	4b2e      	ldr	r3, [pc, #184]	@ (8001294 <updateRCLoop+0x110>)
 80011dc:	885a      	ldrh	r2, [r3, #2]
 80011de:	4b2f      	ldr	r3, [pc, #188]	@ (800129c <updateRCLoop+0x118>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	4619      	mov	r1, r3
 80011e6:	0089      	lsls	r1, r1, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	4413      	add	r3, r2
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	4b28      	ldr	r3, [pc, #160]	@ (8001294 <updateRCLoop+0x110>)
 80011f4:	805a      	strh	r2, [r3, #2]
    if (rc_channels[1] >= 1700) pitch_dir = -1;
 80011f6:	4b27      	ldr	r3, [pc, #156]	@ (8001294 <updateRCLoop+0x110>)
 80011f8:	885b      	ldrh	r3, [r3, #2]
 80011fa:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80011fe:	4293      	cmp	r3, r2
 8001200:	d903      	bls.n	800120a <updateRCLoop+0x86>
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <updateRCLoop+0x118>)
 8001204:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001208:	601a      	str	r2, [r3, #0]
    if (rc_channels[1] <= 1300) pitch_dir = 1;
 800120a:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <updateRCLoop+0x110>)
 800120c:	885b      	ldrh	r3, [r3, #2]
 800120e:	f240 5214 	movw	r2, #1300	@ 0x514
 8001212:	4293      	cmp	r3, r2
 8001214:	d802      	bhi.n	800121c <updateRCLoop+0x98>
 8001216:	4b21      	ldr	r3, [pc, #132]	@ (800129c <updateRCLoop+0x118>)
 8001218:	2201      	movs	r2, #1
 800121a:	601a      	str	r2, [r3, #0]

    // --- Sweep yaw (CH4) 1300  1700
    rc_channels[3] += yaw_dir * 10;
 800121c:	4b1d      	ldr	r3, [pc, #116]	@ (8001294 <updateRCLoop+0x110>)
 800121e:	88da      	ldrh	r2, [r3, #6]
 8001220:	4b1f      	ldr	r3, [pc, #124]	@ (80012a0 <updateRCLoop+0x11c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	4619      	mov	r1, r3
 8001228:	0089      	lsls	r1, r1, #2
 800122a:	440b      	add	r3, r1
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	b29b      	uxth	r3, r3
 8001230:	4413      	add	r3, r2
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <updateRCLoop+0x110>)
 8001236:	80da      	strh	r2, [r3, #6]
    if (rc_channels[3] >= 1700) yaw_dir = -1;
 8001238:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <updateRCLoop+0x110>)
 800123a:	88db      	ldrh	r3, [r3, #6]
 800123c:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001240:	4293      	cmp	r3, r2
 8001242:	d903      	bls.n	800124c <updateRCLoop+0xc8>
 8001244:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <updateRCLoop+0x11c>)
 8001246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800124a:	601a      	str	r2, [r3, #0]
    if (rc_channels[3] <= 1300) yaw_dir = 1;
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <updateRCLoop+0x110>)
 800124e:	88db      	ldrh	r3, [r3, #6]
 8001250:	f240 5214 	movw	r2, #1300	@ 0x514
 8001254:	4293      	cmp	r3, r2
 8001256:	d802      	bhi.n	800125e <updateRCLoop+0xda>
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <updateRCLoop+0x11c>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]

    // --- Throttle ramp (CH3) 1075  1500
    static uint16_t throttle = 1075;
    throttle += 1;
 800125e:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <updateRCLoop+0x120>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <updateRCLoop+0x120>)
 8001268:	801a      	strh	r2, [r3, #0]
    if (throttle > 1500) throttle = 1075;
 800126a:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <updateRCLoop+0x120>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001272:	4293      	cmp	r3, r2
 8001274:	d903      	bls.n	800127e <updateRCLoop+0xfa>
 8001276:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <updateRCLoop+0x120>)
 8001278:	f240 4233 	movw	r2, #1075	@ 0x433
 800127c:	801a      	strh	r2, [r3, #0]
    rc_channels[2] = throttle;
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <updateRCLoop+0x120>)
 8001280:	881a      	ldrh	r2, [r3, #0]
 8001282:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <updateRCLoop+0x110>)
 8001284:	809a      	strh	r2, [r3, #4]
    // --- Optional: toggle CH6 AUX every 1 second
    static uint32_t lastAux6 = 0;


    // --- Send RC frame over MSP
    MSP_SendRC();
 8001286:	f7ff ff01 	bl	800108c <MSP_SendRC>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000009c 	.word	0x2000009c
 8001298:	20000000 	.word	0x20000000
 800129c:	20000004 	.word	0x20000004
 80012a0:	20000008 	.word	0x20000008
 80012a4:	2000000c 	.word	0x2000000c

080012a8 <TX_Queue_init>:

#include "packet.h"

QueueHandle_t tx_Queue_handle = NULL; //  define it exactly once

QueueHandle_t TX_Queue_init(void) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(10, sizeof(MeshPacket));
 80012ac:	2200      	movs	r2, #0
 80012ae:	2115      	movs	r1, #21
 80012b0:	200a      	movs	r0, #10
 80012b2:	f002 ff2f 	bl	8004114 <xQueueGenericCreate>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a06      	ldr	r2, [pc, #24]	@ (80012d4 <TX_Queue_init+0x2c>)
 80012ba:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 80012bc:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <TX_Queue_init+0x2c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d102      	bne.n	80012ca <TX_Queue_init+0x22>
        printf("TX Queue creation failed\n");
 80012c4:	4804      	ldr	r0, [pc, #16]	@ (80012d8 <TX_Queue_init+0x30>)
 80012c6:	f004 f9ab 	bl	8005620 <puts>
    }
    return tx_Queue_handle;
 80012ca:	4b02      	ldr	r3, [pc, #8]	@ (80012d4 <TX_Queue_init+0x2c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200000ac 	.word	0x200000ac
 80012d8:	080063a8 	.word	0x080063a8

080012dc <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 80012e0:	2001      	movs	r0, #1
 80012e2:	f002 ff8f 	bl	8004204 <xQueueCreateMutex>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a06      	ldr	r2, [pc, #24]	@ (8001304 <flags_init+0x28>)
 80012ea:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <flags_init+0x2c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 80012f2:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <flags_init+0x2c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <flags_init+0x2c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	709a      	strb	r2, [r3, #2]
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200000b4 	.word	0x200000b4
 8001308:	200000b0 	.word	0x200000b0

0800130c <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800131e:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 8001322:	681b      	ldr	r3, [r3, #0]

}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
	...

08001330 <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 8001336:	2000      	movs	r0, #0
 8001338:	f7ff ffe8 	bl	800130c <get_unique_id_part>
 800133c:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f7ff ffe4 	bl	800130c <get_unique_id_part>
 8001344:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 8001346:	2002      	movs	r0, #2
 8001348:	f7ff ffe0 	bl	800130c <get_unique_id_part>
 800134c:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	b29a      	uxth	r2, r3
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	b29b      	uxth	r3, r3
 8001356:	4053      	eors	r3, r2
 8001358:	b29a      	uxth	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	b29b      	uxth	r3, r3
 800135e:	4053      	eors	r3, r2
 8001360:	b29a      	uxth	r2, r3
 8001362:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <node_id_init+0x40>)
 8001364:	801a      	strh	r2, [r3, #0]
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200000b8 	.word	0x200000b8

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b08e      	sub	sp, #56	@ 0x38
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137a:	f000 fc87 	bl	8001c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137e:	f000 f8d1 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001382:	f000 f96b 	bl	800165c <MX_GPIO_Init>
  MX_SPI2_Init();
 8001386:	f000 f909 	bl	800159c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800138a:	f000 f93d 	bl	8001608 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

    // init_packet_queue(); //Deprecated
    flags_init();
 800138e:	f7ff ffa5 	bl	80012dc <flags_init>
    node_id_init();
 8001392:	f7ff ffcd 	bl	8001330 <node_id_init>
    RX_Queue_init();
 8001396:	f7ff fe5d 	bl	8001054 <RX_Queue_init>
    TX_Queue_init();
 800139a:	f7ff ff85 	bl	80012a8 <TX_Queue_init>

    myLoRa = newLoRa();
 800139e:	4c4e      	ldr	r4, [pc, #312]	@ (80014d8 <main+0x164>)
 80013a0:	463b      	mov	r3, r7
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff faca 	bl	800093c <newLoRa>
 80013a8:	4625      	mov	r5, r4
 80013aa:	463c      	mov	r4, r7
 80013ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013b4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80013b8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port = NSS_GPIO_Port;
 80013bc:	4b46      	ldr	r3, [pc, #280]	@ (80014d8 <main+0x164>)
 80013be:	4a47      	ldr	r2, [pc, #284]	@ (80014dc <main+0x168>)
 80013c0:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 80013c2:	4b45      	ldr	r3, [pc, #276]	@ (80014d8 <main+0x164>)
 80013c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c8:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 80013ca:	4b43      	ldr	r3, [pc, #268]	@ (80014d8 <main+0x164>)
 80013cc:	4a44      	ldr	r2, [pc, #272]	@ (80014e0 <main+0x16c>)
 80013ce:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 80013d0:	4b41      	ldr	r3, [pc, #260]	@ (80014d8 <main+0x164>)
 80013d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d6:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 80013d8:	4b3f      	ldr	r3, [pc, #252]	@ (80014d8 <main+0x164>)
 80013da:	4a41      	ldr	r2, [pc, #260]	@ (80014e0 <main+0x16c>)
 80013dc:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 80013de:	4b3e      	ldr	r3, [pc, #248]	@ (80014d8 <main+0x164>)
 80013e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013e4:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 80013e6:	4b3c      	ldr	r3, [pc, #240]	@ (80014d8 <main+0x164>)
 80013e8:	22fc      	movs	r2, #252	@ 0xfc
 80013ea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 80013ee:	4b3a      	ldr	r3, [pc, #232]	@ (80014d8 <main+0x164>)
 80013f0:	4a3c      	ldr	r2, [pc, #240]	@ (80014e4 <main+0x170>)
 80013f2:	619a      	str	r2, [r3, #24]
    uint16_t LoRa_status = 0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	86fb      	strh	r3, [r7, #54]	@ 0x36
    LoRa_reset(&myLoRa);
 80013f8:	4837      	ldr	r0, [pc, #220]	@ (80014d8 <main+0x164>)
 80013fa:	f7ff fac8 	bl	800098e <LoRa_reset>

    LoRa_status = LoRa_init(&myLoRa); // TODO : check status with  a warning
 80013fe:	4836      	ldr	r0, [pc, #216]	@ (80014d8 <main+0x164>)
 8001400:	f7ff fd8c 	bl	8000f1c <LoRa_init>
 8001404:	4603      	mov	r3, r0
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
    //STARTUP NOTES
    printf("DEVICE ID  : %x\r\n", mesh_id);
 8001408:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <main+0x174>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	4837      	ldr	r0, [pc, #220]	@ (80014ec <main+0x178>)
 8001410:	f004 f89e 	bl	8005550 <iprintf>
    if (LoRa_status == 200) {
 8001414:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001416:	2bc8      	cmp	r3, #200	@ 0xc8
 8001418:	d103      	bne.n	8001422 <main+0xae>
        printf("LoRa status : OK\r\n");
 800141a:	4835      	ldr	r0, [pc, #212]	@ (80014f0 <main+0x17c>)
 800141c:	f004 f900 	bl	8005620 <puts>
 8001420:	e002      	b.n	8001428 <main+0xb4>
    } else {
        printf("LoRa status : FAILED\r\n");
 8001422:	4834      	ldr	r0, [pc, #208]	@ (80014f4 <main+0x180>)
 8001424:	f004 f8fc 	bl	8005620 <puts>
    }


    lora_mutex_handle = xSemaphoreCreateMutex();
 8001428:	2001      	movs	r0, #1
 800142a:	f002 feeb 	bl	8004204 <xQueueCreateMutex>
 800142e:	4603      	mov	r3, r0
 8001430:	4a31      	ldr	r2, [pc, #196]	@ (80014f8 <main+0x184>)
 8001432:	6013      	str	r3, [r2, #0]
    network_data_mutex_handle = xSemaphoreCreateMutex();
 8001434:	2001      	movs	r0, #1
 8001436:	f002 fee5 	bl	8004204 <xQueueCreateMutex>
 800143a:	4603      	mov	r3, r0
 800143c:	4a2f      	ldr	r2, [pc, #188]	@ (80014fc <main+0x188>)
 800143e:	6013      	str	r3, [r2, #0]

    if (network_data_mutex_handle == NULL) {
 8001440:	4b2e      	ldr	r3, [pc, #184]	@ (80014fc <main+0x188>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d104      	bne.n	8001452 <main+0xde>
        printf("Network data mutex creation failed\r\n");
 8001448:	482d      	ldr	r0, [pc, #180]	@ (8001500 <main+0x18c>)
 800144a:	f004 f8e9 	bl	8005620 <puts>
        while (1);
 800144e:	bf00      	nop
 8001450:	e7fd      	b.n	800144e <main+0xda>
    }

    if (lora_mutex_handle == NULL) {
 8001452:	4b29      	ldr	r3, [pc, #164]	@ (80014f8 <main+0x184>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d104      	bne.n	8001464 <main+0xf0>
        printf("Failed to create LoRa mutex!\n");
 800145a:	482a      	ldr	r0, [pc, #168]	@ (8001504 <main+0x190>)
 800145c:	f004 f8e0 	bl	8005620 <puts>
        while (1);
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <main+0xec>
    }

    rx_args.lora = &myLoRa;
 8001464:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <main+0x194>)
 8001466:	4a1c      	ldr	r2, [pc, #112]	@ (80014d8 <main+0x164>)
 8001468:	601a      	str	r2, [r3, #0]
    rx_args.lora_mutex = lora_mutex_handle;
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <main+0x184>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a26      	ldr	r2, [pc, #152]	@ (8001508 <main+0x194>)
 8001470:	6053      	str	r3, [r2, #4]
    rx_args._rx_queue_handle = rx_queue_handle;
 8001472:	4b26      	ldr	r3, [pc, #152]	@ (800150c <main+0x198>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a24      	ldr	r2, [pc, #144]	@ (8001508 <main+0x194>)
 8001478:	6093      	str	r3, [r2, #8]

    tx_TEST_args.lora = &myLoRa;
 800147a:	4b25      	ldr	r3, [pc, #148]	@ (8001510 <main+0x19c>)
 800147c:	4a16      	ldr	r2, [pc, #88]	@ (80014d8 <main+0x164>)
 800147e:	601a      	str	r2, [r3, #0]
    tx_TEST_args.lora_mutex = lora_mutex_handle;
 8001480:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <main+0x184>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a22      	ldr	r2, [pc, #136]	@ (8001510 <main+0x19c>)
 8001486:	6053      	str	r3, [r2, #4]


    routing_args._tx_queue_handle = tx_Queue_handle;
 8001488:	4b22      	ldr	r3, [pc, #136]	@ (8001514 <main+0x1a0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a22      	ldr	r2, [pc, #136]	@ (8001518 <main+0x1a4>)
 800148e:	6053      	str	r3, [r2, #4]
    routing_args._rx_queue_handle = rx_queue_handle;
 8001490:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <main+0x198>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a20      	ldr	r2, [pc, #128]	@ (8001518 <main+0x1a4>)
 8001496:	6013      	str	r3, [r2, #0]
    routing_args.network_data_mutex = network_data_mutex_handle;
 8001498:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <main+0x188>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a1e      	ldr	r2, [pc, #120]	@ (8001518 <main+0x1a4>)
 800149e:	60d3      	str	r3, [r2, #12]

    tx_args._lora_mutex_handle = lora_mutex_handle;
 80014a0:	4b15      	ldr	r3, [pc, #84]	@ (80014f8 <main+0x184>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a1d      	ldr	r2, [pc, #116]	@ (800151c <main+0x1a8>)
 80014a6:	6093      	str	r3, [r2, #8]
    tx_args._tx_queue_handle = tx_Queue_handle;
 80014a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001514 <main+0x1a0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a1b      	ldr	r2, [pc, #108]	@ (800151c <main+0x1a8>)
 80014ae:	6053      	str	r3, [r2, #4]
    tx_args._lora = &myLoRa;
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <main+0x1a8>)
 80014b2:	4a09      	ldr	r2, [pc, #36]	@ (80014d8 <main+0x164>)
 80014b4:	601a      	str	r2, [r3, #0]

    ping_args._network_mutex_handle = network_data_mutex_handle;
 80014b6:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <main+0x188>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a19      	ldr	r2, [pc, #100]	@ (8001520 <main+0x1ac>)
 80014bc:	6013      	str	r3, [r2, #0]
    ping_args._tx_queue_handle = tx_Queue_handle;
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <main+0x1a0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a17      	ldr	r2, [pc, #92]	@ (8001520 <main+0x1ac>)
 80014c4:	6053      	str	r3, [r2, #4]


    LoRa_startReceiving(&myLoRa);
 80014c6:	4804      	ldr	r0, [pc, #16]	@ (80014d8 <main+0x164>)
 80014c8:	f7ff fd03 	bl	8000ed2 <LoRa_startReceiving>


  setupRC();
 80014cc:	f7ff fe38 	bl	8001140 <setupRC>
  // HAL_Delay(3);  // ~50Hz update rate

  while (1)
  {
    updateRCLoop();
 80014d0:	f7ff fe58 	bl	8001184 <updateRCLoop>
 80014d4:	e7fc      	b.n	80014d0 <main+0x15c>
 80014d6:	bf00      	nop
 80014d8:	20000164 	.word	0x20000164
 80014dc:	40010c00 	.word	0x40010c00
 80014e0:	40010800 	.word	0x40010800
 80014e4:	200000bc 	.word	0x200000bc
 80014e8:	200000b8 	.word	0x200000b8
 80014ec:	080063d0 	.word	0x080063d0
 80014f0:	080063e4 	.word	0x080063e4
 80014f4:	080063f8 	.word	0x080063f8
 80014f8:	2000015c 	.word	0x2000015c
 80014fc:	20000160 	.word	0x20000160
 8001500:	08006410 	.word	0x08006410
 8001504:	08006434 	.word	0x08006434
 8001508:	20000190 	.word	0x20000190
 800150c:	20000098 	.word	0x20000098
 8001510:	2000019c 	.word	0x2000019c
 8001514:	200000ac 	.word	0x200000ac
 8001518:	200001b0 	.word	0x200001b0
 800151c:	200001a4 	.word	0x200001a4
 8001520:	200001c0 	.word	0x200001c0

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b090      	sub	sp, #64	@ 0x40
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0318 	add.w	r3, r7, #24
 800152e:	2228      	movs	r2, #40	@ 0x28
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f004 f954 	bl	80057e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001546:	2302      	movs	r3, #2
 8001548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154a:	2301      	movs	r3, #1
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800154e:	2310      	movs	r3, #16
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001552:	2300      	movs	r3, #0
 8001554:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001556:	f107 0318 	add.w	r3, r7, #24
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fe76 	bl	800224c <HAL_RCC_OscConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001566:	f000 f943 	bl	80017f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156a:	230f      	movs	r3, #15
 800156c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f001 f8e4 	bl	8002750 <HAL_RCC_ClockConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800158e:	f000 f92f 	bl	80017f0 <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	3740      	adds	r7, #64	@ 0x40
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015a0:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015a2:	4a18      	ldr	r2, [pc, #96]	@ (8001604 <MX_SPI2_Init+0x68>)
 80015a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015b4:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ba:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015cc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015d0:	2220      	movs	r2, #32
 80015d2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015da:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015dc:	2200      	movs	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80015e6:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015e8:	220a      	movs	r2, #10
 80015ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <MX_SPI2_Init+0x64>)
 80015ee:	f001 fa6d 	bl	8002acc <HAL_SPI_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80015f8:	f000 f8fa 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200000bc 	.word	0x200000bc
 8001604:	40003800 	.word	0x40003800

08001608 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 800160e:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <MX_USART2_UART_Init+0x50>)
 8001610:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 8001614:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001618:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800161a:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800162c:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 800162e:	220c      	movs	r2, #12
 8001630:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001632:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_USART2_UART_Init+0x4c>)
 8001640:	f002 fa26 	bl	8003a90 <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800164a:	f000 f8d1 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000114 	.word	0x20000114
 8001658:	40004400 	.word	0x40004400

0800165c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001670:	4b3c      	ldr	r3, [pc, #240]	@ (8001764 <MX_GPIO_Init+0x108>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a3b      	ldr	r2, [pc, #236]	@ (8001764 <MX_GPIO_Init+0x108>)
 8001676:	f043 0320 	orr.w	r3, r3, #32
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b39      	ldr	r3, [pc, #228]	@ (8001764 <MX_GPIO_Init+0x108>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0320 	and.w	r3, r3, #32
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001688:	4b36      	ldr	r3, [pc, #216]	@ (8001764 <MX_GPIO_Init+0x108>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a35      	ldr	r2, [pc, #212]	@ (8001764 <MX_GPIO_Init+0x108>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <MX_GPIO_Init+0x108>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a0:	4b30      	ldr	r3, [pc, #192]	@ (8001764 <MX_GPIO_Init+0x108>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a2f      	ldr	r2, [pc, #188]	@ (8001764 <MX_GPIO_Init+0x108>)
 80016a6:	f043 0308 	orr.w	r3, r3, #8
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <MX_GPIO_Init+0x108>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80016b8:	2201      	movs	r2, #1
 80016ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016be:	482a      	ldr	r0, [pc, #168]	@ (8001768 <MX_GPIO_Init+0x10c>)
 80016c0:	f000 fd7a 	bl	80021b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 80016c4:	2201      	movs	r2, #1
 80016c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016ca:	4828      	ldr	r0, [pc, #160]	@ (800176c <MX_GPIO_Init+0x110>)
 80016cc:	f000 fd74 	bl	80021b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 7150 	mov.w	r1, #832	@ 0x340
 80016d6:	4824      	ldr	r0, [pc, #144]	@ (8001768 <MX_GPIO_Init+0x10c>)
 80016d8:	f000 fd6e 	bl	80021b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin;
 80016dc:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 80016e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2302      	movs	r3, #2
 80016ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 0310 	add.w	r3, r7, #16
 80016f2:	4619      	mov	r1, r3
 80016f4:	481c      	ldr	r0, [pc, #112]	@ (8001768 <MX_GPIO_Init+0x10c>)
 80016f6:	f000 fbdb 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80016fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	2301      	movs	r3, #1
 8001702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2302      	movs	r3, #2
 800170a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	4619      	mov	r1, r3
 8001712:	4816      	ldr	r0, [pc, #88]	@ (800176c <MX_GPIO_Init+0x110>)
 8001714:	f000 fbcc 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DID0_Pin */
  GPIO_InitStruct.Pin = DID0_Pin;
 8001718:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800171c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171e:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <MX_GPIO_Init+0x114>)
 8001720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0310 	add.w	r3, r7, #16
 800172a:	4619      	mov	r1, r3
 800172c:	480f      	ldr	r0, [pc, #60]	@ (800176c <MX_GPIO_Init+0x110>)
 800172e:	f000 fbbf 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001732:	2380      	movs	r3, #128	@ 0x80
 8001734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001736:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <MX_GPIO_Init+0x114>)
 8001738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800173a:	2302      	movs	r3, #2
 800173c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4619      	mov	r1, r3
 8001744:	4808      	ldr	r0, [pc, #32]	@ (8001768 <MX_GPIO_Init+0x10c>)
 8001746:	f000 fbb3 	bl	8001eb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2105      	movs	r1, #5
 800174e:	2017      	movs	r0, #23
 8001750:	f000 fb83 	bl	8001e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001754:	2017      	movs	r0, #23
 8001756:	f000 fb9c 	bl	8001e92 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800175a:	bf00      	nop
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	40010c00 	.word	0x40010c00
 800176c:	40010800 	.word	0x40010800
 8001770:	10110000 	.word	0x10110000

08001774 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port,RECEIVING_LED_Pin);
 8001782:	2140      	movs	r1, #64	@ 0x40
 8001784:	480e      	ldr	r0, [pc, #56]	@ (80017c0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001786:	f000 fd2f 	bl	80021e8 <HAL_GPIO_TogglePin>
    if (GPIO_Pin == DID0_Pin) {
 800178a:	88fb      	ldrh	r3, [r7, #6]
 800178c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001790:	d112      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0x44>
        // HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, SET);
        vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 8001792:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x50>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f107 020c 	add.w	r2, r7, #12
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f003 faa7 	bl	8004cf0 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d007      	beq.n	80017b8 <HAL_GPIO_EXTI_Callback+0x44>
 80017a8:	4b07      	ldr	r3, [pc, #28]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x54>)
 80017aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	f3bf 8f4f 	dsb	sy
 80017b4:	f3bf 8f6f 	isb	sy
    }
}
 80017b8:	bf00      	nop
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40010c00 	.word	0x40010c00
 80017c4:	200001c8 	.word	0x200001c8
 80017c8:	e000ed04 	.word	0xe000ed04

080017cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a04      	ldr	r2, [pc, #16]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d101      	bne.n	80017e2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017de:	f000 fa6b 	bl	8001cb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40000400 	.word	0x40000400

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <Error_Handler+0x8>

080017fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001802:	4b18      	ldr	r3, [pc, #96]	@ (8001864 <HAL_MspInit+0x68>)
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	4a17      	ldr	r2, [pc, #92]	@ (8001864 <HAL_MspInit+0x68>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6193      	str	r3, [r2, #24]
 800180e:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <HAL_MspInit+0x68>)
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <HAL_MspInit+0x68>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4a11      	ldr	r2, [pc, #68]	@ (8001864 <HAL_MspInit+0x68>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001824:	61d3      	str	r3, [r2, #28]
 8001826:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <HAL_MspInit+0x68>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001832:	2200      	movs	r2, #0
 8001834:	210f      	movs	r1, #15
 8001836:	f06f 0001 	mvn.w	r0, #1
 800183a:	f000 fb0e 	bl	8001e5a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800183e:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <HAL_MspInit+0x6c>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <HAL_MspInit+0x6c>)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40021000 	.word	0x40021000
 8001868:	40010000 	.word	0x40010000

0800186c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1c      	ldr	r2, [pc, #112]	@ (80018f8 <HAL_SPI_MspInit+0x8c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d131      	bne.n	80018f0 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	4a1a      	ldr	r2, [pc, #104]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 8001892:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001896:	61d3      	str	r3, [r2, #28]
 8001898:	4b18      	ldr	r3, [pc, #96]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a4:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 80018aa:	f043 0308 	orr.w	r3, r3, #8
 80018ae:	6193      	str	r3, [r2, #24]
 80018b0:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <HAL_SPI_MspInit+0x90>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 80018bc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80018c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c2:	2302      	movs	r3, #2
 80018c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f107 0310 	add.w	r3, r7, #16
 80018ce:	4619      	mov	r1, r3
 80018d0:	480b      	ldr	r0, [pc, #44]	@ (8001900 <HAL_SPI_MspInit+0x94>)
 80018d2:	f000 faed 	bl	8001eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 80018d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 80018e4:	f107 0310 	add.w	r3, r7, #16
 80018e8:	4619      	mov	r1, r3
 80018ea:	4805      	ldr	r0, [pc, #20]	@ (8001900 <HAL_SPI_MspInit+0x94>)
 80018ec:	f000 fae0 	bl	8001eb0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40003800 	.word	0x40003800
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010c00 	.word	0x40010c00

08001904 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a1b      	ldr	r2, [pc, #108]	@ (800198c <HAL_UART_MspInit+0x88>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d12f      	bne.n	8001984 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001924:	4b1a      	ldr	r3, [pc, #104]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	4a19      	ldr	r2, [pc, #100]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 800192a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192e:	61d3      	str	r3, [r2, #28]
 8001930:	4b17      	ldr	r3, [pc, #92]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193c:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a13      	ldr	r2, [pc, #76]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 8001942:	f043 0304 	orr.w	r3, r3, #4
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <HAL_UART_MspInit+0x8c>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001954:	2304      	movs	r3, #4
 8001956:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800195c:	2303      	movs	r3, #3
 800195e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	4619      	mov	r1, r3
 8001966:	480b      	ldr	r0, [pc, #44]	@ (8001994 <HAL_UART_MspInit+0x90>)
 8001968:	f000 faa2 	bl	8001eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800196c:	2308      	movs	r3, #8
 800196e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	4619      	mov	r1, r3
 800197e:	4805      	ldr	r0, [pc, #20]	@ (8001994 <HAL_UART_MspInit+0x90>)
 8001980:	f000 fa96 	bl	8001eb0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40004400 	.word	0x40004400
 8001990:	40021000 	.word	0x40021000
 8001994:	40010800 	.word	0x40010800

08001998 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08e      	sub	sp, #56	@ 0x38
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80019ae:	4b34      	ldr	r3, [pc, #208]	@ (8001a80 <HAL_InitTick+0xe8>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	4a33      	ldr	r2, [pc, #204]	@ (8001a80 <HAL_InitTick+0xe8>)
 80019b4:	f043 0302 	orr.w	r3, r3, #2
 80019b8:	61d3      	str	r3, [r2, #28]
 80019ba:	4b31      	ldr	r3, [pc, #196]	@ (8001a80 <HAL_InitTick+0xe8>)
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019c6:	f107 0210 	add.w	r2, r7, #16
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f001 f82d 	bl	8002a30 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d103      	bne.n	80019e8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019e0:	f000 fffe 	bl	80029e0 <HAL_RCC_GetPCLK1Freq>
 80019e4:	6378      	str	r0, [r7, #52]	@ 0x34
 80019e6:	e004      	b.n	80019f2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019e8:	f000 fffa 	bl	80029e0 <HAL_RCC_GetPCLK1Freq>
 80019ec:	4603      	mov	r3, r0
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019f4:	4a23      	ldr	r2, [pc, #140]	@ (8001a84 <HAL_InitTick+0xec>)
 80019f6:	fba2 2303 	umull	r2, r3, r2, r3
 80019fa:	0c9b      	lsrs	r3, r3, #18
 80019fc:	3b01      	subs	r3, #1
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001a00:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a02:	4a22      	ldr	r2, [pc, #136]	@ (8001a8c <HAL_InitTick+0xf4>)
 8001a04:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001a06:	4b20      	ldr	r3, [pc, #128]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a0c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a12:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001a26:	4818      	ldr	r0, [pc, #96]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a28:	f001 fdf3 	bl	8003612 <HAL_TIM_Base_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a32:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d11b      	bne.n	8001a72 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001a3a:	4813      	ldr	r0, [pc, #76]	@ (8001a88 <HAL_InitTick+0xf0>)
 8001a3c:	f001 fe42 	bl	80036c4 <HAL_TIM_Base_Start_IT>
 8001a40:	4603      	mov	r3, r0
 8001a42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d111      	bne.n	8001a72 <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a4e:	201d      	movs	r0, #29
 8001a50:	f000 fa1f 	bl	8001e92 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b0f      	cmp	r3, #15
 8001a58:	d808      	bhi.n	8001a6c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	201d      	movs	r0, #29
 8001a60:	f000 f9fb 	bl	8001e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a64:	4a0a      	ldr	r2, [pc, #40]	@ (8001a90 <HAL_InitTick+0xf8>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	e002      	b.n	8001a72 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3738      	adds	r7, #56	@ 0x38
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000
 8001a84:	431bde83 	.word	0x431bde83
 8001a88:	200001cc 	.word	0x200001cc
 8001a8c:	40000400 	.word	0x40000400
 8001a90:	20000014 	.word	0x20000014

08001a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <NMI_Handler+0x4>

08001a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001acc:	2080      	movs	r0, #128	@ 0x80
 8001ace:	f000 fba5 	bl	800221c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8001ad2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ad6:	f000 fba1 	bl	800221c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <TIM3_IRQHandler+0x10>)
 8001ae6:	f001 fe3f 	bl	8003768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200001cc 	.word	0x200001cc

08001af4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	e00a      	b.n	8001b1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b06:	f3af 8000 	nop.w
 8001b0a:	4601      	mov	r1, r0
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	1c5a      	adds	r2, r3, #1
 8001b10:	60ba      	str	r2, [r7, #8]
 8001b12:	b2ca      	uxtb	r2, r1
 8001b14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	dbf0      	blt.n	8001b06 <_read+0x12>
  }

  return len;
 8001b24:	687b      	ldr	r3, [r7, #4]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b086      	sub	sp, #24
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	60f8      	str	r0, [r7, #12]
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e009      	b.n	8001b54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	60ba      	str	r2, [r7, #8]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	3301      	adds	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	dbf1      	blt.n	8001b40 <_write+0x12>
  }
  return len;
 8001b5c:	687b      	ldr	r3, [r7, #4]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <_close>:

int _close(int file)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b8c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr

08001b9a <_isatty>:

int _isatty(int file)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ba2:	2301      	movs	r3, #1
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr

08001bae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b085      	sub	sp, #20
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr
	...

08001bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <_sbrk+0x5c>)
 8001bd2:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <_sbrk+0x60>)
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bdc:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d102      	bne.n	8001bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <_sbrk+0x64>)
 8001be6:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <_sbrk+0x68>)
 8001be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <_sbrk+0x64>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d207      	bcs.n	8001c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf8:	f003 fe40 	bl	800587c <__errno>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	220c      	movs	r2, #12
 8001c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c06:	e009      	b.n	8001c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <_sbrk+0x64>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <_sbrk+0x64>)
 8001c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20005000 	.word	0x20005000
 8001c28:	00000400 	.word	0x00000400
 8001c2c:	20000214 	.word	0x20000214
 8001c30:	20003728 	.word	0x20003728

08001c34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c40:	f7ff fff8 	bl	8001c34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c44:	480b      	ldr	r0, [pc, #44]	@ (8001c74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c46:	490c      	ldr	r1, [pc, #48]	@ (8001c78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c48:	4a0c      	ldr	r2, [pc, #48]	@ (8001c7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c4c:	e002      	b.n	8001c54 <LoopCopyDataInit>

08001c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c52:	3304      	adds	r3, #4

08001c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c58:	d3f9      	bcc.n	8001c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5a:	4a09      	ldr	r2, [pc, #36]	@ (8001c80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c5c:	4c09      	ldr	r4, [pc, #36]	@ (8001c84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c60:	e001      	b.n	8001c66 <LoopFillZerobss>

08001c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c64:	3204      	adds	r2, #4

08001c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c68:	d3fb      	bcc.n	8001c62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c6a:	f003 fe0d 	bl	8005888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c6e:	f7ff fb81 	bl	8001374 <main>
  bx lr
 8001c72:	4770      	bx	lr
  ldr r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c78:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001c7c:	080064bc 	.word	0x080064bc
  ldr r2, =_sbss
 8001c80:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001c84:	20003724 	.word	0x20003724

08001c88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <ADC1_2_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c90:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <HAL_Init+0x28>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a07      	ldr	r2, [pc, #28]	@ (8001cb4 <HAL_Init+0x28>)
 8001c96:	f043 0310 	orr.w	r3, r3, #16
 8001c9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c9c:	2003      	movs	r0, #3
 8001c9e:	f000 f8d1 	bl	8001e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ca2:	200f      	movs	r0, #15
 8001ca4:	f7ff fe78 	bl	8001998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ca8:	f7ff fda8 	bl	80017fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40022000 	.word	0x40022000

08001cb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_IncTick+0x1c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b05      	ldr	r3, [pc, #20]	@ (8001cd8 <HAL_IncTick+0x20>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a03      	ldr	r2, [pc, #12]	@ (8001cd8 <HAL_IncTick+0x20>)
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	20000018 	.word	0x20000018
 8001cd8:	20000218 	.word	0x20000218

08001cdc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce0:	4b02      	ldr	r3, [pc, #8]	@ (8001cec <HAL_GetTick+0x10>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	20000218 	.word	0x20000218

08001cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d22:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <__NVIC_GetPriorityGrouping+0x18>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 0307 	and.w	r3, r3, #7
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db0b      	blt.n	8001d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 021f 	and.w	r2, r3, #31
 8001d6c:	4906      	ldr	r1, [pc, #24]	@ (8001d88 <__NVIC_EnableIRQ+0x34>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	095b      	lsrs	r3, r3, #5
 8001d74:	2001      	movs	r0, #1
 8001d76:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr
 8001d88:	e000e100 	.word	0xe000e100

08001d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	db0a      	blt.n	8001db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	490c      	ldr	r1, [pc, #48]	@ (8001dd8 <__NVIC_SetPriority+0x4c>)
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	0112      	lsls	r2, r2, #4
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	440b      	add	r3, r1
 8001db0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db4:	e00a      	b.n	8001dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	4908      	ldr	r1, [pc, #32]	@ (8001ddc <__NVIC_SetPriority+0x50>)
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	3b04      	subs	r3, #4
 8001dc4:	0112      	lsls	r2, r2, #4
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	440b      	add	r3, r1
 8001dca:	761a      	strb	r2, [r3, #24]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000e100 	.word	0xe000e100
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b089      	sub	sp, #36	@ 0x24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f1c3 0307 	rsb	r3, r3, #7
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	bf28      	it	cs
 8001dfe:	2304      	movcs	r3, #4
 8001e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3304      	adds	r3, #4
 8001e06:	2b06      	cmp	r3, #6
 8001e08:	d902      	bls.n	8001e10 <NVIC_EncodePriority+0x30>
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3b03      	subs	r3, #3
 8001e0e:	e000      	b.n	8001e12 <NVIC_EncodePriority+0x32>
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43da      	mvns	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	401a      	ands	r2, r3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e32:	43d9      	mvns	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	4313      	orrs	r3, r2
         );
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3724      	adds	r7, #36	@ 0x24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ff4f 	bl	8001cf0 <__NVIC_SetPriorityGrouping>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6c:	f7ff ff64 	bl	8001d38 <__NVIC_GetPriorityGrouping>
 8001e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	6978      	ldr	r0, [r7, #20]
 8001e78:	f7ff ffb2 	bl	8001de0 <NVIC_EncodePriority>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff81 	bl	8001d8c <__NVIC_SetPriority>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff57 	bl	8001d54 <__NVIC_EnableIRQ>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b08b      	sub	sp, #44	@ 0x2c
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec2:	e169      	b.n	8002198 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	69fa      	ldr	r2, [r7, #28]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	f040 8158 	bne.w	8002192 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	4a9a      	ldr	r2, [pc, #616]	@ (8002150 <HAL_GPIO_Init+0x2a0>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d05e      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
 8001eec:	4a98      	ldr	r2, [pc, #608]	@ (8002150 <HAL_GPIO_Init+0x2a0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d875      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001ef2:	4a98      	ldr	r2, [pc, #608]	@ (8002154 <HAL_GPIO_Init+0x2a4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d058      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
 8001ef8:	4a96      	ldr	r2, [pc, #600]	@ (8002154 <HAL_GPIO_Init+0x2a4>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d86f      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001efe:	4a96      	ldr	r2, [pc, #600]	@ (8002158 <HAL_GPIO_Init+0x2a8>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d052      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
 8001f04:	4a94      	ldr	r2, [pc, #592]	@ (8002158 <HAL_GPIO_Init+0x2a8>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d869      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001f0a:	4a94      	ldr	r2, [pc, #592]	@ (800215c <HAL_GPIO_Init+0x2ac>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d04c      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
 8001f10:	4a92      	ldr	r2, [pc, #584]	@ (800215c <HAL_GPIO_Init+0x2ac>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d863      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001f16:	4a92      	ldr	r2, [pc, #584]	@ (8002160 <HAL_GPIO_Init+0x2b0>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d046      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
 8001f1c:	4a90      	ldr	r2, [pc, #576]	@ (8002160 <HAL_GPIO_Init+0x2b0>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d85d      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001f22:	2b12      	cmp	r3, #18
 8001f24:	d82a      	bhi.n	8001f7c <HAL_GPIO_Init+0xcc>
 8001f26:	2b12      	cmp	r3, #18
 8001f28:	d859      	bhi.n	8001fde <HAL_GPIO_Init+0x12e>
 8001f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <HAL_GPIO_Init+0x80>)
 8001f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f30:	08001fab 	.word	0x08001fab
 8001f34:	08001f85 	.word	0x08001f85
 8001f38:	08001f97 	.word	0x08001f97
 8001f3c:	08001fd9 	.word	0x08001fd9
 8001f40:	08001fdf 	.word	0x08001fdf
 8001f44:	08001fdf 	.word	0x08001fdf
 8001f48:	08001fdf 	.word	0x08001fdf
 8001f4c:	08001fdf 	.word	0x08001fdf
 8001f50:	08001fdf 	.word	0x08001fdf
 8001f54:	08001fdf 	.word	0x08001fdf
 8001f58:	08001fdf 	.word	0x08001fdf
 8001f5c:	08001fdf 	.word	0x08001fdf
 8001f60:	08001fdf 	.word	0x08001fdf
 8001f64:	08001fdf 	.word	0x08001fdf
 8001f68:	08001fdf 	.word	0x08001fdf
 8001f6c:	08001fdf 	.word	0x08001fdf
 8001f70:	08001fdf 	.word	0x08001fdf
 8001f74:	08001f8d 	.word	0x08001f8d
 8001f78:	08001fa1 	.word	0x08001fa1
 8001f7c:	4a79      	ldr	r2, [pc, #484]	@ (8002164 <HAL_GPIO_Init+0x2b4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d013      	beq.n	8001faa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f82:	e02c      	b.n	8001fde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	623b      	str	r3, [r7, #32]
          break;
 8001f8a:	e029      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	3304      	adds	r3, #4
 8001f92:	623b      	str	r3, [r7, #32]
          break;
 8001f94:	e024      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	3308      	adds	r3, #8
 8001f9c:	623b      	str	r3, [r7, #32]
          break;
 8001f9e:	e01f      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	330c      	adds	r3, #12
 8001fa6:	623b      	str	r3, [r7, #32]
          break;
 8001fa8:	e01a      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	623b      	str	r3, [r7, #32]
          break;
 8001fb6:	e013      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d105      	bne.n	8001fcc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fc0:	2308      	movs	r3, #8
 8001fc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	611a      	str	r2, [r3, #16]
          break;
 8001fca:	e009      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fcc:	2308      	movs	r3, #8
 8001fce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	69fa      	ldr	r2, [r7, #28]
 8001fd4:	615a      	str	r2, [r3, #20]
          break;
 8001fd6:	e003      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	623b      	str	r3, [r7, #32]
          break;
 8001fdc:	e000      	b.n	8001fe0 <HAL_GPIO_Init+0x130>
          break;
 8001fde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	2bff      	cmp	r3, #255	@ 0xff
 8001fe4:	d801      	bhi.n	8001fea <HAL_GPIO_Init+0x13a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	e001      	b.n	8001fee <HAL_GPIO_Init+0x13e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3304      	adds	r3, #4
 8001fee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	2bff      	cmp	r3, #255	@ 0xff
 8001ff4:	d802      	bhi.n	8001ffc <HAL_GPIO_Init+0x14c>
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	e002      	b.n	8002002 <HAL_GPIO_Init+0x152>
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	3b08      	subs	r3, #8
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	210f      	movs	r1, #15
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	fa01 f303 	lsl.w	r3, r1, r3
 8002010:	43db      	mvns	r3, r3
 8002012:	401a      	ands	r2, r3
 8002014:	6a39      	ldr	r1, [r7, #32]
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	fa01 f303 	lsl.w	r3, r1, r3
 800201c:	431a      	orrs	r2, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 80b1 	beq.w	8002192 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002030:	4b4d      	ldr	r3, [pc, #308]	@ (8002168 <HAL_GPIO_Init+0x2b8>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a4c      	ldr	r2, [pc, #304]	@ (8002168 <HAL_GPIO_Init+0x2b8>)
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b4a      	ldr	r3, [pc, #296]	@ (8002168 <HAL_GPIO_Init+0x2b8>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	60bb      	str	r3, [r7, #8]
 8002046:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002048:	4a48      	ldr	r2, [pc, #288]	@ (800216c <HAL_GPIO_Init+0x2bc>)
 800204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204c:	089b      	lsrs	r3, r3, #2
 800204e:	3302      	adds	r3, #2
 8002050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002054:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	220f      	movs	r2, #15
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	43db      	mvns	r3, r3
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a40      	ldr	r2, [pc, #256]	@ (8002170 <HAL_GPIO_Init+0x2c0>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d013      	beq.n	800209c <HAL_GPIO_Init+0x1ec>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a3f      	ldr	r2, [pc, #252]	@ (8002174 <HAL_GPIO_Init+0x2c4>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d00d      	beq.n	8002098 <HAL_GPIO_Init+0x1e8>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a3e      	ldr	r2, [pc, #248]	@ (8002178 <HAL_GPIO_Init+0x2c8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x1e4>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a3d      	ldr	r2, [pc, #244]	@ (800217c <HAL_GPIO_Init+0x2cc>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d101      	bne.n	8002090 <HAL_GPIO_Init+0x1e0>
 800208c:	2303      	movs	r3, #3
 800208e:	e006      	b.n	800209e <HAL_GPIO_Init+0x1ee>
 8002090:	2304      	movs	r3, #4
 8002092:	e004      	b.n	800209e <HAL_GPIO_Init+0x1ee>
 8002094:	2302      	movs	r3, #2
 8002096:	e002      	b.n	800209e <HAL_GPIO_Init+0x1ee>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <HAL_GPIO_Init+0x1ee>
 800209c:	2300      	movs	r3, #0
 800209e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a0:	f002 0203 	and.w	r2, r2, #3
 80020a4:	0092      	lsls	r2, r2, #2
 80020a6:	4093      	lsls	r3, r2
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020ae:	492f      	ldr	r1, [pc, #188]	@ (800216c <HAL_GPIO_Init+0x2bc>)
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	3302      	adds	r3, #2
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d006      	beq.n	80020d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	492c      	ldr	r1, [pc, #176]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	608b      	str	r3, [r1, #8]
 80020d4:	e006      	b.n	80020e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	43db      	mvns	r3, r3
 80020de:	4928      	ldr	r1, [pc, #160]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020f0:	4b23      	ldr	r3, [pc, #140]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	4922      	ldr	r1, [pc, #136]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60cb      	str	r3, [r1, #12]
 80020fc:	e006      	b.n	800210c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	43db      	mvns	r3, r3
 8002106:	491e      	ldr	r1, [pc, #120]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002108:	4013      	ands	r3, r2
 800210a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4918      	ldr	r1, [pc, #96]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002126:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	43db      	mvns	r3, r3
 800212e:	4914      	ldr	r1, [pc, #80]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002130:	4013      	ands	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d021      	beq.n	8002184 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	490e      	ldr	r1, [pc, #56]	@ (8002180 <HAL_GPIO_Init+0x2d0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	600b      	str	r3, [r1, #0]
 800214c:	e021      	b.n	8002192 <HAL_GPIO_Init+0x2e2>
 800214e:	bf00      	nop
 8002150:	10320000 	.word	0x10320000
 8002154:	10310000 	.word	0x10310000
 8002158:	10220000 	.word	0x10220000
 800215c:	10210000 	.word	0x10210000
 8002160:	10120000 	.word	0x10120000
 8002164:	10110000 	.word	0x10110000
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000
 8002170:	40010800 	.word	0x40010800
 8002174:	40010c00 	.word	0x40010c00
 8002178:	40011000 	.word	0x40011000
 800217c:	40011400 	.word	0x40011400
 8002180:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002184:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <HAL_GPIO_Init+0x304>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	43db      	mvns	r3, r3
 800218c:	4909      	ldr	r1, [pc, #36]	@ (80021b4 <HAL_GPIO_Init+0x304>)
 800218e:	4013      	ands	r3, r2
 8002190:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	3301      	adds	r3, #1
 8002196:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f47f ae8e 	bne.w	8001ec4 <HAL_GPIO_Init+0x14>
  }
}
 80021a8:	bf00      	nop
 80021aa:	bf00      	nop
 80021ac:	372c      	adds	r7, #44	@ 0x2c
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr
 80021b4:	40010400 	.word	0x40010400

080021b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	807b      	strh	r3, [r7, #2]
 80021c4:	4613      	mov	r3, r2
 80021c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021c8:	787b      	ldrb	r3, [r7, #1]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ce:	887a      	ldrh	r2, [r7, #2]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021d4:	e003      	b.n	80021de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021d6:	887b      	ldrh	r3, [r7, #2]
 80021d8:	041a      	lsls	r2, r3, #16
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	611a      	str	r2, [r3, #16]
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021fa:	887a      	ldrh	r2, [r7, #2]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	041a      	lsls	r2, r3, #16
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	43d9      	mvns	r1, r3
 8002206:	887b      	ldrh	r3, [r7, #2]
 8002208:	400b      	ands	r3, r1
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	611a      	str	r2, [r3, #16]
}
 8002210:	bf00      	nop
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr
	...

0800221c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002226:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002228:	695a      	ldr	r2, [r3, #20]
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	4013      	ands	r3, r2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d006      	beq.n	8002240 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002232:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fa9a 	bl	8001774 <HAL_GPIO_EXTI_Callback>
  }
}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40010400 	.word	0x40010400

0800224c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e272      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 8087 	beq.w	800237a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800226c:	4b92      	ldr	r3, [pc, #584]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 030c 	and.w	r3, r3, #12
 8002274:	2b04      	cmp	r3, #4
 8002276:	d00c      	beq.n	8002292 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002278:	4b8f      	ldr	r3, [pc, #572]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f003 030c 	and.w	r3, r3, #12
 8002280:	2b08      	cmp	r3, #8
 8002282:	d112      	bne.n	80022aa <HAL_RCC_OscConfig+0x5e>
 8002284:	4b8c      	ldr	r3, [pc, #560]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800228c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002290:	d10b      	bne.n	80022aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002292:	4b89      	ldr	r3, [pc, #548]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d06c      	beq.n	8002378 <HAL_RCC_OscConfig+0x12c>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d168      	bne.n	8002378 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e24c      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022b2:	d106      	bne.n	80022c2 <HAL_RCC_OscConfig+0x76>
 80022b4:	4b80      	ldr	r3, [pc, #512]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a7f      	ldr	r2, [pc, #508]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022be:	6013      	str	r3, [r2, #0]
 80022c0:	e02e      	b.n	8002320 <HAL_RCC_OscConfig+0xd4>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCC_OscConfig+0x98>
 80022ca:	4b7b      	ldr	r3, [pc, #492]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a7a      	ldr	r2, [pc, #488]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	4b78      	ldr	r3, [pc, #480]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a77      	ldr	r2, [pc, #476]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022e0:	6013      	str	r3, [r2, #0]
 80022e2:	e01d      	b.n	8002320 <HAL_RCC_OscConfig+0xd4>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0xbc>
 80022ee:	4b72      	ldr	r3, [pc, #456]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a71      	ldr	r2, [pc, #452]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	4b6f      	ldr	r3, [pc, #444]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a6e      	ldr	r2, [pc, #440]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	e00b      	b.n	8002320 <HAL_RCC_OscConfig+0xd4>
 8002308:	4b6b      	ldr	r3, [pc, #428]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a6a      	ldr	r2, [pc, #424]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800230e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b68      	ldr	r3, [pc, #416]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a67      	ldr	r2, [pc, #412]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800231a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800231e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d013      	beq.n	8002350 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7ff fcd8 	bl	8001cdc <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002330:	f7ff fcd4 	bl	8001cdc <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b64      	cmp	r3, #100	@ 0x64
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e200      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002342:	4b5d      	ldr	r3, [pc, #372]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d0f0      	beq.n	8002330 <HAL_RCC_OscConfig+0xe4>
 800234e:	e014      	b.n	800237a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002350:	f7ff fcc4 	bl	8001cdc <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002358:	f7ff fcc0 	bl	8001cdc <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	@ 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e1ec      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236a:	4b53      	ldr	r3, [pc, #332]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x10c>
 8002376:	e000      	b.n	800237a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d063      	beq.n	800244e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002386:	4b4c      	ldr	r3, [pc, #304]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 030c 	and.w	r3, r3, #12
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00b      	beq.n	80023aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002392:	4b49      	ldr	r3, [pc, #292]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	2b08      	cmp	r3, #8
 800239c:	d11c      	bne.n	80023d8 <HAL_RCC_OscConfig+0x18c>
 800239e:	4b46      	ldr	r3, [pc, #280]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d116      	bne.n	80023d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023aa:	4b43      	ldr	r3, [pc, #268]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d005      	beq.n	80023c2 <HAL_RCC_OscConfig+0x176>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d001      	beq.n	80023c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e1c0      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c2:	4b3d      	ldr	r3, [pc, #244]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4939      	ldr	r1, [pc, #228]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d6:	e03a      	b.n	800244e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d020      	beq.n	8002422 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e0:	4b36      	ldr	r3, [pc, #216]	@ (80024bc <HAL_RCC_OscConfig+0x270>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7ff fc79 	bl	8001cdc <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ee:	f7ff fc75 	bl	8001cdc <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e1a1      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002400:	4b2d      	ldr	r3, [pc, #180]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f0      	beq.n	80023ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240c:	4b2a      	ldr	r3, [pc, #168]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	00db      	lsls	r3, r3, #3
 800241a:	4927      	ldr	r1, [pc, #156]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 800241c:	4313      	orrs	r3, r2
 800241e:	600b      	str	r3, [r1, #0]
 8002420:	e015      	b.n	800244e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002422:	4b26      	ldr	r3, [pc, #152]	@ (80024bc <HAL_RCC_OscConfig+0x270>)
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002428:	f7ff fc58 	bl	8001cdc <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002430:	f7ff fc54 	bl	8001cdc <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e180      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002442:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0308 	and.w	r3, r3, #8
 8002456:	2b00      	cmp	r3, #0
 8002458:	d03a      	beq.n	80024d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d019      	beq.n	8002496 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002462:	4b17      	ldr	r3, [pc, #92]	@ (80024c0 <HAL_RCC_OscConfig+0x274>)
 8002464:	2201      	movs	r2, #1
 8002466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002468:	f7ff fc38 	bl	8001cdc <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002470:	f7ff fc34 	bl	8001cdc <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e160      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <HAL_RCC_OscConfig+0x26c>)
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800248e:	2001      	movs	r0, #1
 8002490:	f000 fafe 	bl	8002a90 <RCC_Delay>
 8002494:	e01c      	b.n	80024d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_RCC_OscConfig+0x274>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249c:	f7ff fc1e 	bl	8001cdc <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a2:	e00f      	b.n	80024c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a4:	f7ff fc1a 	bl	8001cdc <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d908      	bls.n	80024c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e146      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
 80024b6:	bf00      	nop
 80024b8:	40021000 	.word	0x40021000
 80024bc:	42420000 	.word	0x42420000
 80024c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c4:	4b92      	ldr	r3, [pc, #584]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1e9      	bne.n	80024a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 80a6 	beq.w	800262a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024de:	2300      	movs	r3, #0
 80024e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10d      	bne.n	800250a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ee:	4b88      	ldr	r3, [pc, #544]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	4a87      	ldr	r2, [pc, #540]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	61d3      	str	r3, [r2, #28]
 80024fa:	4b85      	ldr	r3, [pc, #532]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002502:	60bb      	str	r3, [r7, #8]
 8002504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002506:	2301      	movs	r3, #1
 8002508:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250a:	4b82      	ldr	r3, [pc, #520]	@ (8002714 <HAL_RCC_OscConfig+0x4c8>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002512:	2b00      	cmp	r3, #0
 8002514:	d118      	bne.n	8002548 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002516:	4b7f      	ldr	r3, [pc, #508]	@ (8002714 <HAL_RCC_OscConfig+0x4c8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a7e      	ldr	r2, [pc, #504]	@ (8002714 <HAL_RCC_OscConfig+0x4c8>)
 800251c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002522:	f7ff fbdb 	bl	8001cdc <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252a:	f7ff fbd7 	bl	8001cdc <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b64      	cmp	r3, #100	@ 0x64
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e103      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800253c:	4b75      	ldr	r3, [pc, #468]	@ (8002714 <HAL_RCC_OscConfig+0x4c8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x312>
 8002550:	4b6f      	ldr	r3, [pc, #444]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	4a6e      	ldr	r2, [pc, #440]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	6213      	str	r3, [r2, #32]
 800255c:	e02d      	b.n	80025ba <HAL_RCC_OscConfig+0x36e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10c      	bne.n	8002580 <HAL_RCC_OscConfig+0x334>
 8002566:	4b6a      	ldr	r3, [pc, #424]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	4a69      	ldr	r2, [pc, #420]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800256c:	f023 0301 	bic.w	r3, r3, #1
 8002570:	6213      	str	r3, [r2, #32]
 8002572:	4b67      	ldr	r3, [pc, #412]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	4a66      	ldr	r2, [pc, #408]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	f023 0304 	bic.w	r3, r3, #4
 800257c:	6213      	str	r3, [r2, #32]
 800257e:	e01c      	b.n	80025ba <HAL_RCC_OscConfig+0x36e>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	2b05      	cmp	r3, #5
 8002586:	d10c      	bne.n	80025a2 <HAL_RCC_OscConfig+0x356>
 8002588:	4b61      	ldr	r3, [pc, #388]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	4a60      	ldr	r2, [pc, #384]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800258e:	f043 0304 	orr.w	r3, r3, #4
 8002592:	6213      	str	r3, [r2, #32]
 8002594:	4b5e      	ldr	r3, [pc, #376]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	4a5d      	ldr	r2, [pc, #372]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800259a:	f043 0301 	orr.w	r3, r3, #1
 800259e:	6213      	str	r3, [r2, #32]
 80025a0:	e00b      	b.n	80025ba <HAL_RCC_OscConfig+0x36e>
 80025a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	6213      	str	r3, [r2, #32]
 80025ae:	4b58      	ldr	r3, [pc, #352]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4a57      	ldr	r2, [pc, #348]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	f023 0304 	bic.w	r3, r3, #4
 80025b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d015      	beq.n	80025ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c2:	f7ff fb8b 	bl	8001cdc <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c8:	e00a      	b.n	80025e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ca:	f7ff fb87 	bl	8001cdc <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d8:	4293      	cmp	r3, r2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e0b1      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0ee      	beq.n	80025ca <HAL_RCC_OscConfig+0x37e>
 80025ec:	e014      	b.n	8002618 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ee:	f7ff fb75 	bl	8001cdc <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7ff fb71 	bl	8001cdc <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e09b      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800260c:	4b40      	ldr	r3, [pc, #256]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1ee      	bne.n	80025f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002618:	7dfb      	ldrb	r3, [r7, #23]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d105      	bne.n	800262a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800261e:	4b3c      	ldr	r3, [pc, #240]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	4a3b      	ldr	r2, [pc, #236]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002624:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002628:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 8087 	beq.w	8002742 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002634:	4b36      	ldr	r3, [pc, #216]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 030c 	and.w	r3, r3, #12
 800263c:	2b08      	cmp	r3, #8
 800263e:	d061      	beq.n	8002704 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	2b02      	cmp	r3, #2
 8002646:	d146      	bne.n	80026d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002648:	4b33      	ldr	r3, [pc, #204]	@ (8002718 <HAL_RCC_OscConfig+0x4cc>)
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264e:	f7ff fb45 	bl	8001cdc <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002656:	f7ff fb41 	bl	8001cdc <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e06d      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002668:	4b29      	ldr	r3, [pc, #164]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f0      	bne.n	8002656 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800267c:	d108      	bne.n	8002690 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800267e:	4b24      	ldr	r3, [pc, #144]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	4921      	ldr	r1, [pc, #132]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002690:	4b1f      	ldr	r3, [pc, #124]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a19      	ldr	r1, [r3, #32]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a0:	430b      	orrs	r3, r1
 80026a2:	491b      	ldr	r1, [pc, #108]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002718 <HAL_RCC_OscConfig+0x4cc>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7ff fb15 	bl	8001cdc <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b6:	f7ff fb11 	bl	8001cdc <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e03d      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026c8:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x46a>
 80026d4:	e035      	b.n	8002742 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <HAL_RCC_OscConfig+0x4cc>)
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026dc:	f7ff fafe 	bl	8001cdc <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e4:	f7ff fafa 	bl	8001cdc <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e026      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f6:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <HAL_RCC_OscConfig+0x4c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x498>
 8002702:	e01e      	b.n	8002742 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d107      	bne.n	800271c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e019      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
 8002710:	40021000 	.word	0x40021000
 8002714:	40007000 	.word	0x40007000
 8002718:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <HAL_RCC_OscConfig+0x500>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	429a      	cmp	r2, r3
 800272e:	d106      	bne.n	800273e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d001      	beq.n	8002742 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000

08002750 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0d0      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002764:	4b6a      	ldr	r3, [pc, #424]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d910      	bls.n	8002794 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b67      	ldr	r3, [pc, #412]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 0207 	bic.w	r2, r3, #7
 800277a:	4965      	ldr	r1, [pc, #404]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b63      	ldr	r3, [pc, #396]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0b8      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d020      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027ac:	4b59      	ldr	r3, [pc, #356]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a58      	ldr	r2, [pc, #352]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027c4:	4b53      	ldr	r3, [pc, #332]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4a52      	ldr	r2, [pc, #328]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80027ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d0:	4b50      	ldr	r3, [pc, #320]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	494d      	ldr	r1, [pc, #308]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d040      	beq.n	8002870 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f6:	4b47      	ldr	r3, [pc, #284]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d115      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e07f      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d107      	bne.n	800281e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280e:	4b41      	ldr	r3, [pc, #260]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d109      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e073      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281e:	4b3d      	ldr	r3, [pc, #244]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e06b      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800282e:	4b39      	ldr	r3, [pc, #228]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f023 0203 	bic.w	r2, r3, #3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	4936      	ldr	r1, [pc, #216]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002840:	f7ff fa4c 	bl	8001cdc <HAL_GetTick>
 8002844:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	e00a      	b.n	800285e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002848:	f7ff fa48 	bl	8001cdc <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d901      	bls.n	800285e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e053      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285e:	4b2d      	ldr	r3, [pc, #180]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 020c 	and.w	r2, r3, #12
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	429a      	cmp	r2, r3
 800286e:	d1eb      	bne.n	8002848 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002870:	4b27      	ldr	r3, [pc, #156]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d210      	bcs.n	80028a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287e:	4b24      	ldr	r3, [pc, #144]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 0207 	bic.w	r2, r3, #7
 8002886:	4922      	ldr	r1, [pc, #136]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	4313      	orrs	r3, r2
 800288c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288e:	4b20      	ldr	r3, [pc, #128]	@ (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e032      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d008      	beq.n	80028be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ac:	4b19      	ldr	r3, [pc, #100]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4916      	ldr	r1, [pc, #88]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d009      	beq.n	80028de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ca:	4b12      	ldr	r3, [pc, #72]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	490e      	ldr	r1, [pc, #56]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028de:	f000 f821 	bl	8002924 <HAL_RCC_GetSysClockFreq>
 80028e2:	4602      	mov	r2, r0
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	490a      	ldr	r1, [pc, #40]	@ (8002918 <HAL_RCC_ClockConfig+0x1c8>)
 80028f0:	5ccb      	ldrb	r3, [r1, r3]
 80028f2:	fa22 f303 	lsr.w	r3, r2, r3
 80028f6:	4a09      	ldr	r2, [pc, #36]	@ (800291c <HAL_RCC_ClockConfig+0x1cc>)
 80028f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028fa:	4b09      	ldr	r3, [pc, #36]	@ (8002920 <HAL_RCC_ClockConfig+0x1d0>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff f84a 	bl	8001998 <HAL_InitTick>

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40022000 	.word	0x40022000
 8002914:	40021000 	.word	0x40021000
 8002918:	08006454 	.word	0x08006454
 800291c:	20000010 	.word	0x20000010
 8002920:	20000014 	.word	0x20000014

08002924 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002924:	b480      	push	{r7}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	2300      	movs	r3, #0
 8002938:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800293e:	4b1e      	ldr	r3, [pc, #120]	@ (80029b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	2b04      	cmp	r3, #4
 800294c:	d002      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x30>
 800294e:	2b08      	cmp	r3, #8
 8002950:	d003      	beq.n	800295a <HAL_RCC_GetSysClockFreq+0x36>
 8002952:	e027      	b.n	80029a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002954:	4b19      	ldr	r3, [pc, #100]	@ (80029bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002956:	613b      	str	r3, [r7, #16]
      break;
 8002958:	e027      	b.n	80029aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	0c9b      	lsrs	r3, r3, #18
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	4a17      	ldr	r2, [pc, #92]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002964:	5cd3      	ldrb	r3, [r2, r3]
 8002966:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d010      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002972:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	0c5b      	lsrs	r3, r3, #17
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	4a11      	ldr	r2, [pc, #68]	@ (80029c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800297e:	5cd3      	ldrb	r3, [r2, r3]
 8002980:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a0d      	ldr	r2, [pc, #52]	@ (80029bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002986:	fb03 f202 	mul.w	r2, r3, r2
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	e004      	b.n	800299e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a0c      	ldr	r2, [pc, #48]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002998:	fb02 f303 	mul.w	r3, r2, r3
 800299c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	613b      	str	r3, [r7, #16]
      break;
 80029a2:	e002      	b.n	80029aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029a4:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <HAL_RCC_GetSysClockFreq+0x98>)
 80029a6:	613b      	str	r3, [r7, #16]
      break;
 80029a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029aa:	693b      	ldr	r3, [r7, #16]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	371c      	adds	r7, #28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40021000 	.word	0x40021000
 80029bc:	007a1200 	.word	0x007a1200
 80029c0:	0800646c 	.word	0x0800646c
 80029c4:	0800647c 	.word	0x0800647c
 80029c8:	003d0900 	.word	0x003d0900

080029cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d0:	4b02      	ldr	r3, [pc, #8]	@ (80029dc <HAL_RCC_GetHCLKFreq+0x10>)
 80029d2:	681b      	ldr	r3, [r3, #0]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	20000010 	.word	0x20000010

080029e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029e4:	f7ff fff2 	bl	80029cc <HAL_RCC_GetHCLKFreq>
 80029e8:	4602      	mov	r2, r0
 80029ea:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	0a1b      	lsrs	r3, r3, #8
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	4903      	ldr	r1, [pc, #12]	@ (8002a04 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029f6:	5ccb      	ldrb	r3, [r1, r3]
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40021000 	.word	0x40021000
 8002a04:	08006464 	.word	0x08006464

08002a08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a0c:	f7ff ffde 	bl	80029cc <HAL_RCC_GetHCLKFreq>
 8002a10:	4602      	mov	r2, r0
 8002a12:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	0adb      	lsrs	r3, r3, #11
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	4903      	ldr	r1, [pc, #12]	@ (8002a2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a1e:	5ccb      	ldrb	r3, [r1, r3]
 8002a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	08006464 	.word	0x08006464

08002a30 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	220f      	movs	r2, #15
 8002a3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <HAL_RCC_GetClockConfig+0x58>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0203 	and.w	r2, r3, #3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a88 <HAL_RCC_GetClockConfig+0x58>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a58:	4b0b      	ldr	r3, [pc, #44]	@ (8002a88 <HAL_RCC_GetClockConfig+0x58>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002a64:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <HAL_RCC_GetClockConfig+0x58>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	08db      	lsrs	r3, r3, #3
 8002a6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a72:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <HAL_RCC_GetClockConfig+0x5c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0207 	and.w	r2, r3, #7
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40022000 	.word	0x40022000

08002a90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a98:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <RCC_Delay+0x34>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac8 <RCC_Delay+0x38>)
 8002a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa2:	0a5b      	lsrs	r3, r3, #9
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	fb02 f303 	mul.w	r3, r2, r3
 8002aaa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002aac:	bf00      	nop
  }
  while (Delay --);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	1e5a      	subs	r2, r3, #1
 8002ab2:	60fa      	str	r2, [r7, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1f9      	bne.n	8002aac <RCC_Delay+0x1c>
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	20000010 	.word	0x20000010
 8002ac8:	10624dd3 	.word	0x10624dd3

08002acc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e076      	b.n	8002bcc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d108      	bne.n	8002af8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aee:	d009      	beq.n	8002b04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	61da      	str	r2, [r3, #28]
 8002af6:	e005      	b.n	8002b04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fe fea4 	bl	800186c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b3a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b88:	ea42 0103 	orr.w	r1, r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b90:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	0c1a      	lsrs	r2, r3, #16
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f002 0204 	and.w	r2, r2, #4
 8002baa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69da      	ldr	r2, [r3, #28]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	4613      	mov	r3, r2
 8002be2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002be4:	f7ff f87a 	bl	8001cdc <HAL_GetTick>
 8002be8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d001      	beq.n	8002bfe <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e12a      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <HAL_SPI_Transmit+0x36>
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e122      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_SPI_Transmit+0x48>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e11b      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2203      	movs	r2, #3
 8002c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	88fa      	ldrh	r2, [r7, #6]
 8002c3c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	88fa      	ldrh	r2, [r7, #6]
 8002c42:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c6a:	d10f      	bne.n	8002c8c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c8a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c96:	2b40      	cmp	r3, #64	@ 0x40
 8002c98:	d007      	beq.n	8002caa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ca8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cb2:	d152      	bne.n	8002d5a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d002      	beq.n	8002cc2 <HAL_SPI_Transmit+0xee>
 8002cbc:	8b7b      	ldrh	r3, [r7, #26]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d145      	bne.n	8002d4e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	881a      	ldrh	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd2:	1c9a      	adds	r2, r3, #2
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ce6:	e032      	b.n	8002d4e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d112      	bne.n	8002d1c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	881a      	ldrh	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	1c9a      	adds	r2, r3, #2
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d1a:	e018      	b.n	8002d4e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d1c:	f7fe ffde 	bl	8001cdc <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d803      	bhi.n	8002d34 <HAL_SPI_Transmit+0x160>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d32:	d102      	bne.n	8002d3a <HAL_SPI_Transmit+0x166>
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d109      	bne.n	8002d4e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e082      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1c7      	bne.n	8002ce8 <HAL_SPI_Transmit+0x114>
 8002d58:	e053      	b.n	8002e02 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d002      	beq.n	8002d68 <HAL_SPI_Transmit+0x194>
 8002d62:	8b7b      	ldrh	r3, [r7, #26]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d147      	bne.n	8002df8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	330c      	adds	r3, #12
 8002d72:	7812      	ldrb	r2, [r2, #0]
 8002d74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d8e:	e033      	b.n	8002df8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d113      	bne.n	8002dc6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	330c      	adds	r3, #12
 8002da8:	7812      	ldrb	r2, [r2, #0]
 8002daa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db0:	1c5a      	adds	r2, r3, #1
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002dc4:	e018      	b.n	8002df8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dc6:	f7fe ff89 	bl	8001cdc <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d803      	bhi.n	8002dde <HAL_SPI_Transmit+0x20a>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ddc:	d102      	bne.n	8002de4 <HAL_SPI_Transmit+0x210>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d109      	bne.n	8002df8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e02d      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1c6      	bne.n	8002d90 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e02:	69fa      	ldr	r2, [r7, #28]
 8002e04:	6839      	ldr	r1, [r7, #0]
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 fbd2 	bl	80035b0 <SPI_EndRxTxTransaction>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2220      	movs	r2, #32
 8002e16:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002e52:	2300      	movs	r3, #0
  }
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3720      	adds	r7, #32
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e104      	b.n	8003086 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e84:	d112      	bne.n	8002eac <HAL_SPI_Receive+0x50>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10e      	bne.n	8002eac <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2204      	movs	r2, #4
 8002e92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e96:	88fa      	ldrh	r2, [r7, #6]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 f8f3 	bl	800308e <HAL_SPI_TransmitReceive>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	e0ec      	b.n	8003086 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eac:	f7fe ff16 	bl	8001cdc <HAL_GetTick>
 8002eb0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <HAL_SPI_Receive+0x62>
 8002eb8:	88fb      	ldrh	r3, [r7, #6]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e0e1      	b.n	8003086 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_SPI_Receive+0x74>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e0da      	b.n	8003086 <HAL_SPI_Receive+0x22a>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2204      	movs	r2, #4
 8002edc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	88fa      	ldrh	r2, [r7, #6]
 8002ef0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	88fa      	ldrh	r2, [r7, #6]
 8002ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2200      	movs	r2, #0
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f1e:	d10f      	bne.n	8002f40 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f4a:	2b40      	cmp	r3, #64	@ 0x40
 8002f4c:	d007      	beq.n	8002f5e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d170      	bne.n	8003048 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f66:	e035      	b.n	8002fd4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d115      	bne.n	8002fa2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f103 020c 	add.w	r2, r3, #12
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f82:	7812      	ldrb	r2, [r2, #0]
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002fa0:	e018      	b.n	8002fd4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fa2:	f7fe fe9b 	bl	8001cdc <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d803      	bhi.n	8002fba <HAL_SPI_Receive+0x15e>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fb8:	d102      	bne.n	8002fc0 <HAL_SPI_Receive+0x164>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d109      	bne.n	8002fd4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e058      	b.n	8003086 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1c4      	bne.n	8002f68 <HAL_SPI_Receive+0x10c>
 8002fde:	e038      	b.n	8003052 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d113      	bne.n	8003016 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68da      	ldr	r2, [r3, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff8:	b292      	uxth	r2, r2
 8002ffa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003000:	1c9a      	adds	r2, r3, #2
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003014:	e018      	b.n	8003048 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003016:	f7fe fe61 	bl	8001cdc <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d803      	bhi.n	800302e <HAL_SPI_Receive+0x1d2>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800302c:	d102      	bne.n	8003034 <HAL_SPI_Receive+0x1d8>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d109      	bne.n	8003048 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e01e      	b.n	8003086 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1c6      	bne.n	8002fe0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	6839      	ldr	r1, [r7, #0]
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 fa58 	bl	800350c <SPI_EndRxTransaction>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003084:	2300      	movs	r3, #0
  }
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b08a      	sub	sp, #40	@ 0x28
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800309c:	2301      	movs	r3, #1
 800309e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030a0:	f7fe fe1c 	bl	8001cdc <HAL_GetTick>
 80030a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80030b4:	887b      	ldrh	r3, [r7, #2]
 80030b6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80030b8:	7ffb      	ldrb	r3, [r7, #31]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d00c      	beq.n	80030d8 <HAL_SPI_TransmitReceive+0x4a>
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030c4:	d106      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d102      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x46>
 80030ce:	7ffb      	ldrb	r3, [r7, #31]
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d001      	beq.n	80030d8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80030d4:	2302      	movs	r3, #2
 80030d6:	e17f      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d005      	beq.n	80030ea <HAL_SPI_TransmitReceive+0x5c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d002      	beq.n	80030ea <HAL_SPI_TransmitReceive+0x5c>
 80030e4:	887b      	ldrh	r3, [r7, #2]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e174      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_SPI_TransmitReceive+0x6e>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e16d      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b04      	cmp	r3, #4
 800310e:	d003      	beq.n	8003118 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2205      	movs	r2, #5
 8003114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	887a      	ldrh	r2, [r7, #2]
 8003128:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	887a      	ldrh	r2, [r7, #2]
 800312e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	887a      	ldrh	r2, [r7, #2]
 800313a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003158:	2b40      	cmp	r3, #64	@ 0x40
 800315a:	d007      	beq.n	800316c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800316a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003174:	d17e      	bne.n	8003274 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <HAL_SPI_TransmitReceive+0xf6>
 800317e:	8afb      	ldrh	r3, [r7, #22]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d16c      	bne.n	800325e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003188:	881a      	ldrh	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003194:	1c9a      	adds	r2, r3, #2
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031a8:	e059      	b.n	800325e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d11b      	bne.n	80031f0 <HAL_SPI_TransmitReceive+0x162>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d016      	beq.n	80031f0 <HAL_SPI_TransmitReceive+0x162>
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d113      	bne.n	80031f0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031cc:	881a      	ldrh	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	1c9a      	adds	r2, r3, #2
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	3b01      	subs	r3, #1
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031ec:	2300      	movs	r3, #0
 80031ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d119      	bne.n	8003232 <HAL_SPI_TransmitReceive+0x1a4>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003202:	b29b      	uxth	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d014      	beq.n	8003232 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003212:	b292      	uxth	r2, r2
 8003214:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321a:	1c9a      	adds	r2, r3, #2
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003224:	b29b      	uxth	r3, r3
 8003226:	3b01      	subs	r3, #1
 8003228:	b29a      	uxth	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800322e:	2301      	movs	r3, #1
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003232:	f7fe fd53 	bl	8001cdc <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800323e:	429a      	cmp	r2, r3
 8003240:	d80d      	bhi.n	800325e <HAL_SPI_TransmitReceive+0x1d0>
 8003242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003248:	d009      	beq.n	800325e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e0bc      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1a0      	bne.n	80031aa <HAL_SPI_TransmitReceive+0x11c>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d19b      	bne.n	80031aa <HAL_SPI_TransmitReceive+0x11c>
 8003272:	e082      	b.n	800337a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <HAL_SPI_TransmitReceive+0x1f4>
 800327c:	8afb      	ldrh	r3, [r7, #22]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d171      	bne.n	8003366 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	330c      	adds	r3, #12
 800328c:	7812      	ldrb	r2, [r2, #0]
 800328e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800329e:	b29b      	uxth	r3, r3
 80032a0:	3b01      	subs	r3, #1
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032a8:	e05d      	b.n	8003366 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d11c      	bne.n	80032f2 <HAL_SPI_TransmitReceive+0x264>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d017      	beq.n	80032f2 <HAL_SPI_TransmitReceive+0x264>
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d114      	bne.n	80032f2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	330c      	adds	r3, #12
 80032d2:	7812      	ldrb	r2, [r2, #0]
 80032d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d119      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x2a6>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003304:	b29b      	uxth	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d014      	beq.n	8003334 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003330:	2301      	movs	r3, #1
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003334:	f7fe fcd2 	bl	8001cdc <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003340:	429a      	cmp	r2, r3
 8003342:	d803      	bhi.n	800334c <HAL_SPI_TransmitReceive+0x2be>
 8003344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003346:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800334a:	d102      	bne.n	8003352 <HAL_SPI_TransmitReceive+0x2c4>
 800334c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334e:	2b00      	cmp	r3, #0
 8003350:	d109      	bne.n	8003366 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e038      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800336a:	b29b      	uxth	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	d19c      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x21c>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d197      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800337a:	6a3a      	ldr	r2, [r7, #32]
 800337c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f916 	bl	80035b0 <SPI_EndRxTxTransaction>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d008      	beq.n	800339c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2220      	movs	r2, #32
 800338e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e01d      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10a      	bne.n	80033ba <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033a4:	2300      	movs	r3, #0
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	613b      	str	r3, [r7, #16]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80033d6:	2300      	movs	r3, #0
  }
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3728      	adds	r7, #40	@ 0x28
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033ee:	b2db      	uxtb	r3, r3
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr
	...

080033fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b088      	sub	sp, #32
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	603b      	str	r3, [r7, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800340c:	f7fe fc66 	bl	8001cdc <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003414:	1a9b      	subs	r3, r3, r2
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	4413      	add	r3, r2
 800341a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800341c:	f7fe fc5e 	bl	8001cdc <HAL_GetTick>
 8003420:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003422:	4b39      	ldr	r3, [pc, #228]	@ (8003508 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	015b      	lsls	r3, r3, #5
 8003428:	0d1b      	lsrs	r3, r3, #20
 800342a:	69fa      	ldr	r2, [r7, #28]
 800342c:	fb02 f303 	mul.w	r3, r2, r3
 8003430:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003432:	e054      	b.n	80034de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800343a:	d050      	beq.n	80034de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800343c:	f7fe fc4e 	bl	8001cdc <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	69fa      	ldr	r2, [r7, #28]
 8003448:	429a      	cmp	r2, r3
 800344a:	d902      	bls.n	8003452 <SPI_WaitFlagStateUntilTimeout+0x56>
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d13d      	bne.n	80034ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003460:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800346a:	d111      	bne.n	8003490 <SPI_WaitFlagStateUntilTimeout+0x94>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003474:	d004      	beq.n	8003480 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800347e:	d107      	bne.n	8003490 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800348e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003498:	d10f      	bne.n	80034ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e017      	b.n	80034fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	3b01      	subs	r3, #1
 80034dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4013      	ands	r3, r2
 80034e8:	68ba      	ldr	r2, [r7, #8]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	bf0c      	ite	eq
 80034ee:	2301      	moveq	r3, #1
 80034f0:	2300      	movne	r3, #0
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d19b      	bne.n	8003434 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3720      	adds	r7, #32
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000010 	.word	0x20000010

0800350c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af02      	add	r7, sp, #8
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003520:	d111      	bne.n	8003546 <SPI_EndRxTransaction+0x3a>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800352a:	d004      	beq.n	8003536 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003534:	d107      	bne.n	8003546 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003544:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800354e:	d117      	bne.n	8003580 <SPI_EndRxTransaction+0x74>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003558:	d112      	bne.n	8003580 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2200      	movs	r2, #0
 8003562:	2101      	movs	r1, #1
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f7ff ff49 	bl	80033fc <SPI_WaitFlagStateUntilTimeout>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d01a      	beq.n	80035a6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003574:	f043 0220 	orr.w	r2, r3, #32
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e013      	b.n	80035a8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2200      	movs	r2, #0
 8003588:	2180      	movs	r1, #128	@ 0x80
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7ff ff36 	bl	80033fc <SPI_WaitFlagStateUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d007      	beq.n	80035a6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800359a:	f043 0220 	orr.w	r2, r3, #32
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e000      	b.n	80035a8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2201      	movs	r2, #1
 80035c4:	2102      	movs	r1, #2
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f7ff ff18 	bl	80033fc <SPI_WaitFlagStateUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d6:	f043 0220 	orr.w	r2, r3, #32
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e013      	b.n	800360a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2200      	movs	r2, #0
 80035ea:	2180      	movs	r1, #128	@ 0x80
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f7ff ff05 	bl	80033fc <SPI_WaitFlagStateUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d007      	beq.n	8003608 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fc:	f043 0220 	orr.w	r2, r3, #32
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e000      	b.n	800360a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b082      	sub	sp, #8
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e041      	b.n	80036a8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d106      	bne.n	800363e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f839 	bl	80036b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2202      	movs	r2, #2
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3304      	adds	r3, #4
 800364e:	4619      	mov	r1, r3
 8003650:	4610      	mov	r0, r2
 8003652:	f000 f99d 	bl	8003990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2201      	movs	r2, #1
 800365a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2201      	movs	r2, #1
 8003672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr
	...

080036c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d001      	beq.n	80036dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e03a      	b.n	8003752 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0201 	orr.w	r2, r2, #1
 80036f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a18      	ldr	r2, [pc, #96]	@ (800375c <HAL_TIM_Base_Start_IT+0x98>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00e      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x58>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003706:	d009      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x58>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a14      	ldr	r2, [pc, #80]	@ (8003760 <HAL_TIM_Base_Start_IT+0x9c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d004      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x58>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a13      	ldr	r2, [pc, #76]	@ (8003764 <HAL_TIM_Base_Start_IT+0xa0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d111      	bne.n	8003740 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b06      	cmp	r3, #6
 800372c:	d010      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0201 	orr.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800373e:	e007      	b.n	8003750 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr
 800375c:	40012c00 	.word	0x40012c00
 8003760:	40000400 	.word	0x40000400
 8003764:	40000800 	.word	0x40000800

08003768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d020      	beq.n	80037cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d01b      	beq.n	80037cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f06f 0202 	mvn.w	r2, #2
 800379c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f8d1 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 80037b8:	e005      	b.n	80037c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f8c4 	bl	8003948 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8d3 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	f003 0304 	and.w	r3, r3, #4
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d020      	beq.n	8003818 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d01b      	beq.n	8003818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f06f 0204 	mvn.w	r2, #4
 80037e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2202      	movs	r2, #2
 80037ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f8ab 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 8003804:	e005      	b.n	8003812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f89e 	bl	8003948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 f8ad 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d020      	beq.n	8003864 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f003 0308 	and.w	r3, r3, #8
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01b      	beq.n	8003864 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f06f 0208 	mvn.w	r2, #8
 8003834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2204      	movs	r2, #4
 800383a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f885 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 8003850:	e005      	b.n	800385e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f878 	bl	8003948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 f887 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f003 0310 	and.w	r3, r3, #16
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f003 0310 	and.w	r3, r3, #16
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f06f 0210 	mvn.w	r2, #16
 8003880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2208      	movs	r2, #8
 8003886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 f85f 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 800389c:	e005      	b.n	80038aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f852 	bl	8003948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f861 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00c      	beq.n	80038d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d007      	beq.n	80038d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0201 	mvn.w	r2, #1
 80038cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fd ff7c 	bl	80017cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00c      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d007      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80038f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f8c3 	bl	8003a7e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00c      	beq.n	800391c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f831 	bl	800397e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	f003 0320 	and.w	r3, r3, #32
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00c      	beq.n	8003940 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	2b00      	cmp	r3, #0
 800392e:	d007      	beq.n	8003940 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f06f 0220 	mvn.w	r2, #32
 8003938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f896 	bl	8003a6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003940:	bf00      	nop
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr

0800397e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	bc80      	pop	{r7}
 800398e:	4770      	bx	lr

08003990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003a60 <TIM_Base_SetConfig+0xd0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d00b      	beq.n	80039c0 <TIM_Base_SetConfig+0x30>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ae:	d007      	beq.n	80039c0 <TIM_Base_SetConfig+0x30>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a2c      	ldr	r2, [pc, #176]	@ (8003a64 <TIM_Base_SetConfig+0xd4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_Base_SetConfig+0x30>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003a68 <TIM_Base_SetConfig+0xd8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d108      	bne.n	80039d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a22      	ldr	r2, [pc, #136]	@ (8003a60 <TIM_Base_SetConfig+0xd0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <TIM_Base_SetConfig+0x62>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e0:	d007      	beq.n	80039f2 <TIM_Base_SetConfig+0x62>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a64 <TIM_Base_SetConfig+0xd4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_Base_SetConfig+0x62>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003a68 <TIM_Base_SetConfig+0xd8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d108      	bne.n	8003a04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a60 <TIM_Base_SetConfig+0xd0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d103      	bne.n	8003a38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	691a      	ldr	r2, [r3, #16]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	f023 0201 	bic.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	611a      	str	r2, [r3, #16]
  }
}
 8003a56:	bf00      	nop
 8003a58:	3714      	adds	r7, #20
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bc80      	pop	{r7}
 8003a5e:	4770      	bx	lr
 8003a60:	40012c00 	.word	0x40012c00
 8003a64:	40000400 	.word	0x40000400
 8003a68:	40000800 	.word	0x40000800

08003a6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e042      	b.n	8003b28 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fd ff24 	bl	8001904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	@ 0x24
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f971 	bl	8003dbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695a      	ldr	r2, [r3, #20]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b08a      	sub	sp, #40	@ 0x28
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d175      	bne.n	8003c3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_UART_Transmit+0x2c>
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e06e      	b.n	8003c3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2221      	movs	r2, #33	@ 0x21
 8003b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b6e:	f7fe f8b5 	bl	8001cdc <HAL_GetTick>
 8003b72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	88fa      	ldrh	r2, [r7, #6]
 8003b78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	88fa      	ldrh	r2, [r7, #6]
 8003b7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b88:	d108      	bne.n	8003b9c <HAL_UART_Transmit+0x6c>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d104      	bne.n	8003b9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b92:	2300      	movs	r3, #0
 8003b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	e003      	b.n	8003ba4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ba4:	e02e      	b.n	8003c04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2200      	movs	r2, #0
 8003bae:	2180      	movs	r1, #128	@ 0x80
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 f848 	bl	8003c46 <UART_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e03a      	b.n	8003c3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10b      	bne.n	8003be6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	3302      	adds	r3, #2
 8003be2:	61bb      	str	r3, [r7, #24]
 8003be4:	e007      	b.n	8003bf6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	781a      	ldrb	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1cb      	bne.n	8003ba6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2200      	movs	r2, #0
 8003c16:	2140      	movs	r1, #64	@ 0x40
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f814 	bl	8003c46 <UART_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2220      	movs	r2, #32
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e006      	b.n	8003c3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	e000      	b.n	8003c3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c3c:	2302      	movs	r3, #2
  }
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b086      	sub	sp, #24
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	60f8      	str	r0, [r7, #12]
 8003c4e:	60b9      	str	r1, [r7, #8]
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	4613      	mov	r3, r2
 8003c54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c56:	e03b      	b.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c5e:	d037      	beq.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c60:	f7fe f83c 	bl	8001cdc <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	6a3a      	ldr	r2, [r7, #32]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d302      	bcc.n	8003c76 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c70:	6a3b      	ldr	r3, [r7, #32]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e03a      	b.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d023      	beq.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b80      	cmp	r3, #128	@ 0x80
 8003c8c:	d020      	beq.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b40      	cmp	r3, #64	@ 0x40
 8003c92:	d01d      	beq.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b08      	cmp	r3, #8
 8003ca0:	d116      	bne.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	617b      	str	r3, [r7, #20]
 8003cb6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f81d 	bl	8003cf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2208      	movs	r2, #8
 8003cc2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e00f      	b.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	bf0c      	ite	eq
 8003ce0:	2301      	moveq	r3, #1
 8003ce2:	2300      	movne	r3, #0
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d0b4      	beq.n	8003c58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3718      	adds	r7, #24
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b095      	sub	sp, #84	@ 0x54
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0a:	e853 3f00 	ldrex	r3, [r3]
 8003d0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	330c      	adds	r3, #12
 8003d1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d20:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d28:	e841 2300 	strex	r3, r2, [r1]
 8003d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1e5      	bne.n	8003d00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3314      	adds	r3, #20
 8003d3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	e853 3f00 	ldrex	r3, [r3]
 8003d42:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3314      	adds	r3, #20
 8003d52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d5c:	e841 2300 	strex	r3, r2, [r1]
 8003d60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1e5      	bne.n	8003d34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d119      	bne.n	8003da4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	330c      	adds	r3, #12
 8003d76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	e853 3f00 	ldrex	r3, [r3]
 8003d7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f023 0310 	bic.w	r3, r3, #16
 8003d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	330c      	adds	r3, #12
 8003d8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d90:	61ba      	str	r2, [r7, #24]
 8003d92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	6979      	ldr	r1, [r7, #20]
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e5      	bne.n	8003d70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003db2:	bf00      	nop
 8003db4:	3754      	adds	r7, #84	@ 0x54
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003df6:	f023 030c 	bic.w	r3, r3, #12
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6812      	ldr	r2, [r2, #0]
 8003dfe:	68b9      	ldr	r1, [r7, #8]
 8003e00:	430b      	orrs	r3, r1
 8003e02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699a      	ldr	r2, [r3, #24]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed0 <UART_SetConfig+0x114>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d103      	bne.n	8003e2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e24:	f7fe fdf0 	bl	8002a08 <HAL_RCC_GetPCLK2Freq>
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	e002      	b.n	8003e32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e2c:	f7fe fdd8 	bl	80029e0 <HAL_RCC_GetPCLK1Freq>
 8003e30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	4613      	mov	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	009a      	lsls	r2, r3, #2
 8003e3c:	441a      	add	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e48:	4a22      	ldr	r2, [pc, #136]	@ (8003ed4 <UART_SetConfig+0x118>)
 8003e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	0119      	lsls	r1, r3, #4
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	009a      	lsls	r2, r3, #2
 8003e5c:	441a      	add	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e68:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <UART_SetConfig+0x118>)
 8003e6a:	fba3 0302 	umull	r0, r3, r3, r2
 8003e6e:	095b      	lsrs	r3, r3, #5
 8003e70:	2064      	movs	r0, #100	@ 0x64
 8003e72:	fb00 f303 	mul.w	r3, r0, r3
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	3332      	adds	r3, #50	@ 0x32
 8003e7c:	4a15      	ldr	r2, [pc, #84]	@ (8003ed4 <UART_SetConfig+0x118>)
 8003e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e88:	4419      	add	r1, r3
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	009a      	lsls	r2, r3, #2
 8003e94:	441a      	add	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <UART_SetConfig+0x118>)
 8003ea2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ea6:	095b      	lsrs	r3, r3, #5
 8003ea8:	2064      	movs	r0, #100	@ 0x64
 8003eaa:	fb00 f303 	mul.w	r3, r0, r3
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	011b      	lsls	r3, r3, #4
 8003eb2:	3332      	adds	r3, #50	@ 0x32
 8003eb4:	4a07      	ldr	r2, [pc, #28]	@ (8003ed4 <UART_SetConfig+0x118>)
 8003eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eba:	095b      	lsrs	r3, r3, #5
 8003ebc:	f003 020f 	and.w	r2, r3, #15
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	440a      	add	r2, r1
 8003ec6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ec8:	bf00      	nop
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40013800 	.word	0x40013800
 8003ed4:	51eb851f 	.word	0x51eb851f

08003ed8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003edc:	4b05      	ldr	r3, [pc, #20]	@ (8003ef4 <SysTick_Handler+0x1c>)
 8003ede:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003ee0:	f000 fe78 	bl	8004bd4 <xTaskGetSchedulerState>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d001      	beq.n	8003eee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003eea:	f001 f885 	bl	8004ff8 <xPortSysTickHandler>
  }
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	e000e010 	.word	0xe000e010

08003ef8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f103 0208 	add.w	r2, r3, #8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f103 0208 	add.w	r2, r3, #8
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f103 0208 	add.w	r2, r3, #8
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bc80      	pop	{r7}
 8003f34:	4770      	bx	lr

08003f36 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f36:	b480      	push	{r7}
 8003f38:	b085      	sub	sp, #20
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	601a      	str	r2, [r3, #0]
}
 8003f72:	bf00      	nop
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f92:	d103      	bne.n	8003f9c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	60fb      	str	r3, [r7, #12]
 8003f9a:	e00c      	b.n	8003fb6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	e002      	b.n	8003faa <vListInsert+0x2e>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d2f6      	bcs.n	8003fa4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	601a      	str	r2, [r3, #0]
}
 8003fe2:	bf00      	nop
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bc80      	pop	{r7}
 8003fea:	4770      	bx	lr

08003fec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6892      	ldr	r2, [r2, #8]
 8004002:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6852      	ldr	r2, [r2, #4]
 800400c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	429a      	cmp	r2, r3
 8004016:	d103      	bne.n	8004020 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	1e5a      	subs	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3714      	adds	r7, #20
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr
	...

08004040 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10b      	bne.n	800406c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004066:	bf00      	nop
 8004068:	bf00      	nop
 800406a:	e7fd      	b.n	8004068 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800406c:	f000 ff44 	bl	8004ef8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004078:	68f9      	ldr	r1, [r7, #12]
 800407a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	441a      	add	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409c:	3b01      	subs	r3, #1
 800409e:	68f9      	ldr	r1, [r7, #12]
 80040a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80040a2:	fb01 f303 	mul.w	r3, r1, r3
 80040a6:	441a      	add	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	22ff      	movs	r2, #255	@ 0xff
 80040b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	22ff      	movs	r2, #255	@ 0xff
 80040b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d114      	bne.n	80040ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01a      	beq.n	8004100 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	3310      	adds	r3, #16
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 fc76 	bl	80049c0 <xTaskRemoveFromEventList>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d012      	beq.n	8004100 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80040da:	4b0d      	ldr	r3, [pc, #52]	@ (8004110 <xQueueGenericReset+0xd0>)
 80040dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	e009      	b.n	8004100 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	3310      	adds	r3, #16
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ff01 	bl	8003ef8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	3324      	adds	r3, #36	@ 0x24
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff fefc 	bl	8003ef8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004100:	f000 ff2a 	bl	8004f58 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004104:	2301      	movs	r3, #1
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	e000ed04 	.word	0xe000ed04

08004114 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08a      	sub	sp, #40	@ 0x28
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	613b      	str	r3, [r7, #16]
}
 800413a:	bf00      	nop
 800413c:	bf00      	nop
 800413e:	e7fd      	b.n	800413c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	fb02 f303 	mul.w	r3, r2, r3
 8004148:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3350      	adds	r3, #80	@ 0x50
 800414e:	4618      	mov	r0, r3
 8004150:	f000 ffb4 	bl	80050bc <pvPortMalloc>
 8004154:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d011      	beq.n	8004180 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	3350      	adds	r3, #80	@ 0x50
 8004164:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800416e:	79fa      	ldrb	r2, [r7, #7]
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 f805 	bl	800418a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004180:	69bb      	ldr	r3, [r7, #24]
	}
 8004182:	4618      	mov	r0, r3
 8004184:	3720      	adds	r7, #32
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e002      	b.n	80041ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80041b8:	2101      	movs	r1, #1
 80041ba:	69b8      	ldr	r0, [r7, #24]
 80041bc:	f7ff ff40 	bl	8004040 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80041c8:	bf00      	nop
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00e      	beq.n	80041fc <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80041f0:	2300      	movs	r3, #0
 80041f2:	2200      	movs	r2, #0
 80041f4:	2100      	movs	r1, #0
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f81c 	bl	8004234 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80041fc:	bf00      	nop
 80041fe:	3708      	adds	r7, #8
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800420e:	2301      	movs	r3, #1
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	2300      	movs	r3, #0
 8004214:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	461a      	mov	r2, r3
 800421a:	6939      	ldr	r1, [r7, #16]
 800421c:	6978      	ldr	r0, [r7, #20]
 800421e:	f7ff ff79 	bl	8004114 <xQueueGenericCreate>
 8004222:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f7ff ffd3 	bl	80041d0 <prvInitialiseMutex>

		return xNewQueue;
 800422a:	68fb      	ldr	r3, [r7, #12]
	}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08e      	sub	sp, #56	@ 0x38
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004242:	2300      	movs	r3, #0
 8004244:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800424a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10b      	bne.n	8004268 <xQueueGenericSend+0x34>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004262:	bf00      	nop
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d103      	bne.n	8004276 <xQueueGenericSend+0x42>
 800426e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <xQueueGenericSend+0x46>
 8004276:	2301      	movs	r3, #1
 8004278:	e000      	b.n	800427c <xQueueGenericSend+0x48>
 800427a:	2300      	movs	r3, #0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10b      	bne.n	8004298 <xQueueGenericSend+0x64>
	__asm volatile
 8004280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004292:	bf00      	nop
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d103      	bne.n	80042a6 <xQueueGenericSend+0x72>
 800429e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <xQueueGenericSend+0x76>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <xQueueGenericSend+0x78>
 80042aa:	2300      	movs	r3, #0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10b      	bne.n	80042c8 <xQueueGenericSend+0x94>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	623b      	str	r3, [r7, #32]
}
 80042c2:	bf00      	nop
 80042c4:	bf00      	nop
 80042c6:	e7fd      	b.n	80042c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042c8:	f000 fc84 	bl	8004bd4 <xTaskGetSchedulerState>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d102      	bne.n	80042d8 <xQueueGenericSend+0xa4>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <xQueueGenericSend+0xa8>
 80042d8:	2301      	movs	r3, #1
 80042da:	e000      	b.n	80042de <xQueueGenericSend+0xaa>
 80042dc:	2300      	movs	r3, #0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10b      	bne.n	80042fa <xQueueGenericSend+0xc6>
	__asm volatile
 80042e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	61fb      	str	r3, [r7, #28]
}
 80042f4:	bf00      	nop
 80042f6:	bf00      	nop
 80042f8:	e7fd      	b.n	80042f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042fa:	f000 fdfd 	bl	8004ef8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004300:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004306:	429a      	cmp	r2, r3
 8004308:	d302      	bcc.n	8004310 <xQueueGenericSend+0xdc>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b02      	cmp	r3, #2
 800430e:	d129      	bne.n	8004364 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	68b9      	ldr	r1, [r7, #8]
 8004314:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004316:	f000 f88f 	bl	8004438 <prvCopyDataToQueue>
 800431a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800431c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	d010      	beq.n	8004346 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004326:	3324      	adds	r3, #36	@ 0x24
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fb49 	bl	80049c0 <xTaskRemoveFromEventList>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004334:	4b3f      	ldr	r3, [pc, #252]	@ (8004434 <xQueueGenericSend+0x200>)
 8004336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	f3bf 8f4f 	dsb	sy
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	e00a      	b.n	800435c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004348:	2b00      	cmp	r3, #0
 800434a:	d007      	beq.n	800435c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800434c:	4b39      	ldr	r3, [pc, #228]	@ (8004434 <xQueueGenericSend+0x200>)
 800434e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800435c:	f000 fdfc 	bl	8004f58 <vPortExitCritical>
				return pdPASS;
 8004360:	2301      	movs	r3, #1
 8004362:	e063      	b.n	800442c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d103      	bne.n	8004372 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800436a:	f000 fdf5 	bl	8004f58 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800436e:	2300      	movs	r3, #0
 8004370:	e05c      	b.n	800442c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004374:	2b00      	cmp	r3, #0
 8004376:	d106      	bne.n	8004386 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004378:	f107 0314 	add.w	r3, r7, #20
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fb83 	bl	8004a88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004382:	2301      	movs	r3, #1
 8004384:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004386:	f000 fde7 	bl	8004f58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800438a:	f000 f929 	bl	80045e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800438e:	f000 fdb3 	bl	8004ef8 <vPortEnterCritical>
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004398:	b25b      	sxtb	r3, r3
 800439a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800439e:	d103      	bne.n	80043a8 <xQueueGenericSend+0x174>
 80043a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043ae:	b25b      	sxtb	r3, r3
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b4:	d103      	bne.n	80043be <xQueueGenericSend+0x18a>
 80043b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043be:	f000 fdcb 	bl	8004f58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043c2:	1d3a      	adds	r2, r7, #4
 80043c4:	f107 0314 	add.w	r3, r7, #20
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fb72 	bl	8004ab4 <xTaskCheckForTimeOut>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d124      	bne.n	8004420 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043d8:	f000 f8ea 	bl	80045b0 <prvIsQueueFull>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d018      	beq.n	8004414 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	3310      	adds	r3, #16
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	4611      	mov	r1, r2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fac2 	bl	8004974 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80043f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043f2:	f000 f88b 	bl	800450c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80043f6:	f000 f901 	bl	80045fc <xTaskResumeAll>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f47f af7c 	bne.w	80042fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004402:	4b0c      	ldr	r3, [pc, #48]	@ (8004434 <xQueueGenericSend+0x200>)
 8004404:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	f3bf 8f4f 	dsb	sy
 800440e:	f3bf 8f6f 	isb	sy
 8004412:	e772      	b.n	80042fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004414:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004416:	f000 f879 	bl	800450c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800441a:	f000 f8ef 	bl	80045fc <xTaskResumeAll>
 800441e:	e76c      	b.n	80042fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004420:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004422:	f000 f873 	bl	800450c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004426:	f000 f8e9 	bl	80045fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800442a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800442c:	4618      	mov	r0, r3
 800442e:	3738      	adds	r7, #56	@ 0x38
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	e000ed04 	.word	0xe000ed04

08004438 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004444:	2300      	movs	r3, #0
 8004446:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10d      	bne.n	8004472 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d14d      	bne.n	80044fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	4618      	mov	r0, r3
 8004464:	f000 fbd4 	bl	8004c10 <xTaskPriorityDisinherit>
 8004468:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	609a      	str	r2, [r3, #8]
 8004470:	e043      	b.n	80044fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d119      	bne.n	80044ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6858      	ldr	r0, [r3, #4]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004480:	461a      	mov	r2, r3
 8004482:	68b9      	ldr	r1, [r7, #8]
 8004484:	f001 fa27 	bl	80058d6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004490:	441a      	add	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d32b      	bcc.n	80044fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	605a      	str	r2, [r3, #4]
 80044aa:	e026      	b.n	80044fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	68d8      	ldr	r0, [r3, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b4:	461a      	mov	r2, r3
 80044b6:	68b9      	ldr	r1, [r7, #8]
 80044b8:	f001 fa0d 	bl	80058d6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c4:	425b      	negs	r3, r3
 80044c6:	441a      	add	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d207      	bcs.n	80044e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	425b      	negs	r3, r3
 80044e2:	441a      	add	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d105      	bne.n	80044fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	3b01      	subs	r3, #1
 80044f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1c5a      	adds	r2, r3, #1
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004502:	697b      	ldr	r3, [r7, #20]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3718      	adds	r7, #24
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004514:	f000 fcf0 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800451e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004520:	e011      	b.n	8004546 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	2b00      	cmp	r3, #0
 8004528:	d012      	beq.n	8004550 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	3324      	adds	r3, #36	@ 0x24
 800452e:	4618      	mov	r0, r3
 8004530:	f000 fa46 	bl	80049c0 <xTaskRemoveFromEventList>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800453a:	f000 fb1f 	bl	8004b7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	3b01      	subs	r3, #1
 8004542:	b2db      	uxtb	r3, r3
 8004544:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800454a:	2b00      	cmp	r3, #0
 800454c:	dce9      	bgt.n	8004522 <prvUnlockQueue+0x16>
 800454e:	e000      	b.n	8004552 <prvUnlockQueue+0x46>
					break;
 8004550:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	22ff      	movs	r2, #255	@ 0xff
 8004556:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800455a:	f000 fcfd 	bl	8004f58 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800455e:	f000 fccb 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004568:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800456a:	e011      	b.n	8004590 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d012      	beq.n	800459a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3310      	adds	r3, #16
 8004578:	4618      	mov	r0, r3
 800457a:	f000 fa21 	bl	80049c0 <xTaskRemoveFromEventList>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004584:	f000 fafa 	bl	8004b7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004588:	7bbb      	ldrb	r3, [r7, #14]
 800458a:	3b01      	subs	r3, #1
 800458c:	b2db      	uxtb	r3, r3
 800458e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004594:	2b00      	cmp	r3, #0
 8004596:	dce9      	bgt.n	800456c <prvUnlockQueue+0x60>
 8004598:	e000      	b.n	800459c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800459a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	22ff      	movs	r2, #255	@ 0xff
 80045a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80045a4:	f000 fcd8 	bl	8004f58 <vPortExitCritical>
}
 80045a8:	bf00      	nop
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045b8:	f000 fc9e 	bl	8004ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d102      	bne.n	80045ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80045c8:	2301      	movs	r3, #1
 80045ca:	60fb      	str	r3, [r7, #12]
 80045cc:	e001      	b.n	80045d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045d2:	f000 fcc1 	bl	8004f58 <vPortExitCritical>

	return xReturn;
 80045d6:	68fb      	ldr	r3, [r7, #12]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80045e4:	4b04      	ldr	r3, [pc, #16]	@ (80045f8 <vTaskSuspendAll+0x18>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3301      	adds	r3, #1
 80045ea:	4a03      	ldr	r2, [pc, #12]	@ (80045f8 <vTaskSuspendAll+0x18>)
 80045ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80045ee:	bf00      	nop
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	200006d0 	.word	0x200006d0

080045fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004602:	2300      	movs	r3, #0
 8004604:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004606:	2300      	movs	r3, #0
 8004608:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800460a:	4b42      	ldr	r3, [pc, #264]	@ (8004714 <xTaskResumeAll+0x118>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10b      	bne.n	800462a <xTaskResumeAll+0x2e>
	__asm volatile
 8004612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004616:	f383 8811 	msr	BASEPRI, r3
 800461a:	f3bf 8f6f 	isb	sy
 800461e:	f3bf 8f4f 	dsb	sy
 8004622:	603b      	str	r3, [r7, #0]
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	e7fd      	b.n	8004626 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800462a:	f000 fc65 	bl	8004ef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800462e:	4b39      	ldr	r3, [pc, #228]	@ (8004714 <xTaskResumeAll+0x118>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	3b01      	subs	r3, #1
 8004634:	4a37      	ldr	r2, [pc, #220]	@ (8004714 <xTaskResumeAll+0x118>)
 8004636:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004638:	4b36      	ldr	r3, [pc, #216]	@ (8004714 <xTaskResumeAll+0x118>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d162      	bne.n	8004706 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004640:	4b35      	ldr	r3, [pc, #212]	@ (8004718 <xTaskResumeAll+0x11c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d05e      	beq.n	8004706 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004648:	e02f      	b.n	80046aa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800464a:	4b34      	ldr	r3, [pc, #208]	@ (800471c <xTaskResumeAll+0x120>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	3318      	adds	r3, #24
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff fcc8 	bl	8003fec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	3304      	adds	r3, #4
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff fcc3 	bl	8003fec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800466a:	4b2d      	ldr	r3, [pc, #180]	@ (8004720 <xTaskResumeAll+0x124>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	429a      	cmp	r2, r3
 8004670:	d903      	bls.n	800467a <xTaskResumeAll+0x7e>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004676:	4a2a      	ldr	r2, [pc, #168]	@ (8004720 <xTaskResumeAll+0x124>)
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4a27      	ldr	r2, [pc, #156]	@ (8004724 <xTaskResumeAll+0x128>)
 8004688:	441a      	add	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	3304      	adds	r3, #4
 800468e:	4619      	mov	r1, r3
 8004690:	4610      	mov	r0, r2
 8004692:	f7ff fc50 	bl	8003f36 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469a:	4b23      	ldr	r3, [pc, #140]	@ (8004728 <xTaskResumeAll+0x12c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d302      	bcc.n	80046aa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80046a4:	4b21      	ldr	r3, [pc, #132]	@ (800472c <xTaskResumeAll+0x130>)
 80046a6:	2201      	movs	r2, #1
 80046a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046aa:	4b1c      	ldr	r3, [pc, #112]	@ (800471c <xTaskResumeAll+0x120>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1cb      	bne.n	800464a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80046b8:	f000 fa6c 	bl	8004b94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80046bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004730 <xTaskResumeAll+0x134>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d010      	beq.n	80046ea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80046c8:	f000 f836 	bl	8004738 <xTaskIncrementTick>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80046d2:	4b16      	ldr	r3, [pc, #88]	@ (800472c <xTaskResumeAll+0x130>)
 80046d4:	2201      	movs	r2, #1
 80046d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3b01      	subs	r3, #1
 80046dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f1      	bne.n	80046c8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80046e4:	4b12      	ldr	r3, [pc, #72]	@ (8004730 <xTaskResumeAll+0x134>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80046ea:	4b10      	ldr	r3, [pc, #64]	@ (800472c <xTaskResumeAll+0x130>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d009      	beq.n	8004706 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80046f2:	2301      	movs	r3, #1
 80046f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80046f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004734 <xTaskResumeAll+0x138>)
 80046f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004706:	f000 fc27 	bl	8004f58 <vPortExitCritical>

	return xAlreadyYielded;
 800470a:	68bb      	ldr	r3, [r7, #8]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	200006d0 	.word	0x200006d0
 8004718:	200006b0 	.word	0x200006b0
 800471c:	20000688 	.word	0x20000688
 8004720:	200006b8 	.word	0x200006b8
 8004724:	20000220 	.word	0x20000220
 8004728:	2000021c 	.word	0x2000021c
 800472c:	200006c4 	.word	0x200006c4
 8004730:	200006c0 	.word	0x200006c0
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800473e:	2300      	movs	r3, #0
 8004740:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004742:	4b4f      	ldr	r3, [pc, #316]	@ (8004880 <xTaskIncrementTick+0x148>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	f040 8090 	bne.w	800486c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800474c:	4b4d      	ldr	r3, [pc, #308]	@ (8004884 <xTaskIncrementTick+0x14c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	3301      	adds	r3, #1
 8004752:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004754:	4a4b      	ldr	r2, [pc, #300]	@ (8004884 <xTaskIncrementTick+0x14c>)
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d121      	bne.n	80047a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004760:	4b49      	ldr	r3, [pc, #292]	@ (8004888 <xTaskIncrementTick+0x150>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00b      	beq.n	8004782 <xTaskIncrementTick+0x4a>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	603b      	str	r3, [r7, #0]
}
 800477c:	bf00      	nop
 800477e:	bf00      	nop
 8004780:	e7fd      	b.n	800477e <xTaskIncrementTick+0x46>
 8004782:	4b41      	ldr	r3, [pc, #260]	@ (8004888 <xTaskIncrementTick+0x150>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	4b40      	ldr	r3, [pc, #256]	@ (800488c <xTaskIncrementTick+0x154>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a3e      	ldr	r2, [pc, #248]	@ (8004888 <xTaskIncrementTick+0x150>)
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	4a3e      	ldr	r2, [pc, #248]	@ (800488c <xTaskIncrementTick+0x154>)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6013      	str	r3, [r2, #0]
 8004796:	4b3e      	ldr	r3, [pc, #248]	@ (8004890 <xTaskIncrementTick+0x158>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3301      	adds	r3, #1
 800479c:	4a3c      	ldr	r2, [pc, #240]	@ (8004890 <xTaskIncrementTick+0x158>)
 800479e:	6013      	str	r3, [r2, #0]
 80047a0:	f000 f9f8 	bl	8004b94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047a4:	4b3b      	ldr	r3, [pc, #236]	@ (8004894 <xTaskIncrementTick+0x15c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d349      	bcc.n	8004842 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ae:	4b36      	ldr	r3, [pc, #216]	@ (8004888 <xTaskIncrementTick+0x150>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d104      	bne.n	80047c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047b8:	4b36      	ldr	r3, [pc, #216]	@ (8004894 <xTaskIncrementTick+0x15c>)
 80047ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047be:	601a      	str	r2, [r3, #0]
					break;
 80047c0:	e03f      	b.n	8004842 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047c2:	4b31      	ldr	r3, [pc, #196]	@ (8004888 <xTaskIncrementTick+0x150>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d203      	bcs.n	80047e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80047da:	4a2e      	ldr	r2, [pc, #184]	@ (8004894 <xTaskIncrementTick+0x15c>)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80047e0:	e02f      	b.n	8004842 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	3304      	adds	r3, #4
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7ff fc00 	bl	8003fec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d004      	beq.n	80047fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	3318      	adds	r3, #24
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff fbf7 	bl	8003fec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004802:	4b25      	ldr	r3, [pc, #148]	@ (8004898 <xTaskIncrementTick+0x160>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d903      	bls.n	8004812 <xTaskIncrementTick+0xda>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480e:	4a22      	ldr	r2, [pc, #136]	@ (8004898 <xTaskIncrementTick+0x160>)
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004816:	4613      	mov	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4a1f      	ldr	r2, [pc, #124]	@ (800489c <xTaskIncrementTick+0x164>)
 8004820:	441a      	add	r2, r3
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	3304      	adds	r3, #4
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f7ff fb84 	bl	8003f36 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004832:	4b1b      	ldr	r3, [pc, #108]	@ (80048a0 <xTaskIncrementTick+0x168>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	429a      	cmp	r2, r3
 800483a:	d3b8      	bcc.n	80047ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800483c:	2301      	movs	r3, #1
 800483e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004840:	e7b5      	b.n	80047ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004842:	4b17      	ldr	r3, [pc, #92]	@ (80048a0 <xTaskIncrementTick+0x168>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004848:	4914      	ldr	r1, [pc, #80]	@ (800489c <xTaskIncrementTick+0x164>)
 800484a:	4613      	mov	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	4413      	add	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	440b      	add	r3, r1
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d901      	bls.n	800485e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800485a:	2301      	movs	r3, #1
 800485c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800485e:	4b11      	ldr	r3, [pc, #68]	@ (80048a4 <xTaskIncrementTick+0x16c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d007      	beq.n	8004876 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004866:	2301      	movs	r3, #1
 8004868:	617b      	str	r3, [r7, #20]
 800486a:	e004      	b.n	8004876 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800486c:	4b0e      	ldr	r3, [pc, #56]	@ (80048a8 <xTaskIncrementTick+0x170>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3301      	adds	r3, #1
 8004872:	4a0d      	ldr	r2, [pc, #52]	@ (80048a8 <xTaskIncrementTick+0x170>)
 8004874:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004876:	697b      	ldr	r3, [r7, #20]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	200006d0 	.word	0x200006d0
 8004884:	200006b4 	.word	0x200006b4
 8004888:	20000680 	.word	0x20000680
 800488c:	20000684 	.word	0x20000684
 8004890:	200006c8 	.word	0x200006c8
 8004894:	200006cc 	.word	0x200006cc
 8004898:	200006b8 	.word	0x200006b8
 800489c:	20000220 	.word	0x20000220
 80048a0:	2000021c 	.word	0x2000021c
 80048a4:	200006c4 	.word	0x200006c4
 80048a8:	200006c0 	.word	0x200006c0

080048ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048b2:	4b2a      	ldr	r3, [pc, #168]	@ (800495c <vTaskSwitchContext+0xb0>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048ba:	4b29      	ldr	r3, [pc, #164]	@ (8004960 <vTaskSwitchContext+0xb4>)
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048c0:	e047      	b.n	8004952 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80048c2:	4b27      	ldr	r3, [pc, #156]	@ (8004960 <vTaskSwitchContext+0xb4>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048c8:	4b26      	ldr	r3, [pc, #152]	@ (8004964 <vTaskSwitchContext+0xb8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	60fb      	str	r3, [r7, #12]
 80048ce:	e011      	b.n	80048f4 <vTaskSwitchContext+0x48>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10b      	bne.n	80048ee <vTaskSwitchContext+0x42>
	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	607b      	str	r3, [r7, #4]
}
 80048e8:	bf00      	nop
 80048ea:	bf00      	nop
 80048ec:	e7fd      	b.n	80048ea <vTaskSwitchContext+0x3e>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	491c      	ldr	r1, [pc, #112]	@ (8004968 <vTaskSwitchContext+0xbc>)
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	440b      	add	r3, r1
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0e3      	beq.n	80048d0 <vTaskSwitchContext+0x24>
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4613      	mov	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4a15      	ldr	r2, [pc, #84]	@ (8004968 <vTaskSwitchContext+0xbc>)
 8004914:	4413      	add	r3, r2
 8004916:	60bb      	str	r3, [r7, #8]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3308      	adds	r3, #8
 800492a:	429a      	cmp	r2, r3
 800492c:	d104      	bne.n	8004938 <vTaskSwitchContext+0x8c>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	605a      	str	r2, [r3, #4]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	4a0b      	ldr	r2, [pc, #44]	@ (800496c <vTaskSwitchContext+0xc0>)
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	4a08      	ldr	r2, [pc, #32]	@ (8004964 <vTaskSwitchContext+0xb8>)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004948:	4b08      	ldr	r3, [pc, #32]	@ (800496c <vTaskSwitchContext+0xc0>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3354      	adds	r3, #84	@ 0x54
 800494e:	4a08      	ldr	r2, [pc, #32]	@ (8004970 <vTaskSwitchContext+0xc4>)
 8004950:	6013      	str	r3, [r2, #0]
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	200006d0 	.word	0x200006d0
 8004960:	200006c4 	.word	0x200006c4
 8004964:	200006b8 	.word	0x200006b8
 8004968:	20000220 	.word	0x20000220
 800496c:	2000021c 	.word	0x2000021c
 8004970:	2000002c 	.word	0x2000002c

08004974 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10b      	bne.n	800499c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004988:	f383 8811 	msr	BASEPRI, r3
 800498c:	f3bf 8f6f 	isb	sy
 8004990:	f3bf 8f4f 	dsb	sy
 8004994:	60fb      	str	r3, [r7, #12]
}
 8004996:	bf00      	nop
 8004998:	bf00      	nop
 800499a:	e7fd      	b.n	8004998 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800499c:	4b07      	ldr	r3, [pc, #28]	@ (80049bc <vTaskPlaceOnEventList+0x48>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3318      	adds	r3, #24
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7ff fae9 	bl	8003f7c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049aa:	2101      	movs	r1, #1
 80049ac:	6838      	ldr	r0, [r7, #0]
 80049ae:	f000 fa35 	bl	8004e1c <prvAddCurrentTaskToDelayedList>
}
 80049b2:	bf00      	nop
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	2000021c 	.word	0x2000021c

080049c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10b      	bne.n	80049ee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80049d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049da:	f383 8811 	msr	BASEPRI, r3
 80049de:	f3bf 8f6f 	isb	sy
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	60fb      	str	r3, [r7, #12]
}
 80049e8:	bf00      	nop
 80049ea:	bf00      	nop
 80049ec:	e7fd      	b.n	80049ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	3318      	adds	r3, #24
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fafa 	bl	8003fec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a70 <xTaskRemoveFromEventList+0xb0>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d11d      	bne.n	8004a3c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	3304      	adds	r3, #4
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7ff faf1 	bl	8003fec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a0e:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <xTaskRemoveFromEventList+0xb4>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d903      	bls.n	8004a1e <xTaskRemoveFromEventList+0x5e>
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	4a16      	ldr	r2, [pc, #88]	@ (8004a74 <xTaskRemoveFromEventList+0xb4>)
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a22:	4613      	mov	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	4413      	add	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4a13      	ldr	r2, [pc, #76]	@ (8004a78 <xTaskRemoveFromEventList+0xb8>)
 8004a2c:	441a      	add	r2, r3
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	3304      	adds	r3, #4
 8004a32:	4619      	mov	r1, r3
 8004a34:	4610      	mov	r0, r2
 8004a36:	f7ff fa7e 	bl	8003f36 <vListInsertEnd>
 8004a3a:	e005      	b.n	8004a48 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	3318      	adds	r3, #24
 8004a40:	4619      	mov	r1, r3
 8004a42:	480e      	ldr	r0, [pc, #56]	@ (8004a7c <xTaskRemoveFromEventList+0xbc>)
 8004a44:	f7ff fa77 	bl	8003f36 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a80 <xTaskRemoveFromEventList+0xc0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d905      	bls.n	8004a62 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004a56:	2301      	movs	r3, #1
 8004a58:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a84 <xTaskRemoveFromEventList+0xc4>)
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	e001      	b.n	8004a66 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004a66:	697b      	ldr	r3, [r7, #20]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	200006d0 	.word	0x200006d0
 8004a74:	200006b8 	.word	0x200006b8
 8004a78:	20000220 	.word	0x20000220
 8004a7c:	20000688 	.word	0x20000688
 8004a80:	2000021c 	.word	0x2000021c
 8004a84:	200006c4 	.word	0x200006c4

08004a88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004a90:	4b06      	ldr	r3, [pc, #24]	@ (8004aac <vTaskInternalSetTimeOutState+0x24>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004a98:	4b05      	ldr	r3, [pc, #20]	@ (8004ab0 <vTaskInternalSetTimeOutState+0x28>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	605a      	str	r2, [r3, #4]
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	200006c8 	.word	0x200006c8
 8004ab0:	200006b4 	.word	0x200006b4

08004ab4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b088      	sub	sp, #32
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10b      	bne.n	8004adc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac8:	f383 8811 	msr	BASEPRI, r3
 8004acc:	f3bf 8f6f 	isb	sy
 8004ad0:	f3bf 8f4f 	dsb	sy
 8004ad4:	613b      	str	r3, [r7, #16]
}
 8004ad6:	bf00      	nop
 8004ad8:	bf00      	nop
 8004ada:	e7fd      	b.n	8004ad8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10b      	bne.n	8004afa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	60fb      	str	r3, [r7, #12]
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004afa:	f000 f9fd 	bl	8004ef8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004afe:	4b1d      	ldr	r3, [pc, #116]	@ (8004b74 <xTaskCheckForTimeOut+0xc0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b16:	d102      	bne.n	8004b1e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	e023      	b.n	8004b66 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <xTaskCheckForTimeOut+0xc4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d007      	beq.n	8004b3a <xTaskCheckForTimeOut+0x86>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d302      	bcc.n	8004b3a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b34:	2301      	movs	r3, #1
 8004b36:	61fb      	str	r3, [r7, #28]
 8004b38:	e015      	b.n	8004b66 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d20b      	bcs.n	8004b5c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	1ad2      	subs	r2, r2, r3
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff99 	bl	8004a88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004b56:	2300      	movs	r3, #0
 8004b58:	61fb      	str	r3, [r7, #28]
 8004b5a:	e004      	b.n	8004b66 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004b62:	2301      	movs	r3, #1
 8004b64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004b66:	f000 f9f7 	bl	8004f58 <vPortExitCritical>

	return xReturn;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3720      	adds	r7, #32
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	200006b4 	.word	0x200006b4
 8004b78:	200006c8 	.word	0x200006c8

08004b7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004b80:	4b03      	ldr	r3, [pc, #12]	@ (8004b90 <vTaskMissedYield+0x14>)
 8004b82:	2201      	movs	r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
}
 8004b86:	bf00      	nop
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bc80      	pop	{r7}
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	200006c4 	.word	0x200006c4

08004b94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004bcc <prvResetNextTaskUnblockTime+0x38>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d104      	bne.n	8004bae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <prvResetNextTaskUnblockTime+0x3c>)
 8004ba6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004baa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004bac:	e008      	b.n	8004bc0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bae:	4b07      	ldr	r3, [pc, #28]	@ (8004bcc <prvResetNextTaskUnblockTime+0x38>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4a04      	ldr	r2, [pc, #16]	@ (8004bd0 <prvResetNextTaskUnblockTime+0x3c>)
 8004bbe:	6013      	str	r3, [r2, #0]
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	20000680 	.word	0x20000680
 8004bd0:	200006cc 	.word	0x200006cc

08004bd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004bda:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <xTaskGetSchedulerState+0x34>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d102      	bne.n	8004be8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004be2:	2301      	movs	r3, #1
 8004be4:	607b      	str	r3, [r7, #4]
 8004be6:	e008      	b.n	8004bfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004be8:	4b08      	ldr	r3, [pc, #32]	@ (8004c0c <xTaskGetSchedulerState+0x38>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d102      	bne.n	8004bf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	607b      	str	r3, [r7, #4]
 8004bf4:	e001      	b.n	8004bfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004bfa:	687b      	ldr	r3, [r7, #4]
	}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	200006bc 	.word	0x200006bc
 8004c0c:	200006d0 	.word	0x200006d0

08004c10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d058      	beq.n	8004cd8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c26:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce4 <xTaskPriorityDisinherit+0xd4>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d00b      	beq.n	8004c48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	60fb      	str	r3, [r7, #12]
}
 8004c42:	bf00      	nop
 8004c44:	bf00      	nop
 8004c46:	e7fd      	b.n	8004c44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10b      	bne.n	8004c68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c54:	f383 8811 	msr	BASEPRI, r3
 8004c58:	f3bf 8f6f 	isb	sy
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	60bb      	str	r3, [r7, #8]
}
 8004c62:	bf00      	nop
 8004c64:	bf00      	nop
 8004c66:	e7fd      	b.n	8004c64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c6c:	1e5a      	subs	r2, r3, #1
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d02c      	beq.n	8004cd8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d128      	bne.n	8004cd8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff f9ae 	bl	8003fec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8004ce8 <xTaskPriorityDisinherit+0xd8>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d903      	bls.n	8004cb8 <xTaskPriorityDisinherit+0xa8>
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ce8 <xTaskPriorityDisinherit+0xd8>)
 8004cb6:	6013      	str	r3, [r2, #0]
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4a09      	ldr	r2, [pc, #36]	@ (8004cec <xTaskPriorityDisinherit+0xdc>)
 8004cc6:	441a      	add	r2, r3
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	3304      	adds	r3, #4
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4610      	mov	r0, r2
 8004cd0:	f7ff f931 	bl	8003f36 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004cd8:	697b      	ldr	r3, [r7, #20]
	}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	2000021c 	.word	0x2000021c
 8004ce8:	200006b8 	.word	0x200006b8
 8004cec:	20000220 	.word	0x20000220

08004cf0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08a      	sub	sp, #40	@ 0x28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10b      	bne.n	8004d18 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8004d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d04:	f383 8811 	msr	BASEPRI, r3
 8004d08:	f3bf 8f6f 	isb	sy
 8004d0c:	f3bf 8f4f 	dsb	sy
 8004d10:	61bb      	str	r3, [r7, #24]
}
 8004d12:	bf00      	nop
 8004d14:	bf00      	nop
 8004d16:	e7fd      	b.n	8004d14 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d18:	f000 f990 	bl	800503c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d20:	f3ef 8211 	mrs	r2, BASEPRI
 8004d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	617a      	str	r2, [r7, #20]
 8004d36:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004d38:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d3a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8004d42:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004d5a:	7ffb      	ldrb	r3, [r7, #31]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d147      	bne.n	8004df0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00b      	beq.n	8004d80 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8004d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	60fb      	str	r3, [r7, #12]
}
 8004d7a:	bf00      	nop
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d80:	4b20      	ldr	r3, [pc, #128]	@ (8004e04 <vTaskNotifyGiveFromISR+0x114>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d11d      	bne.n	8004dc4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff f92d 	bl	8003fec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d96:	4b1c      	ldr	r3, [pc, #112]	@ (8004e08 <vTaskNotifyGiveFromISR+0x118>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d903      	bls.n	8004da6 <vTaskNotifyGiveFromISR+0xb6>
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da2:	4a19      	ldr	r2, [pc, #100]	@ (8004e08 <vTaskNotifyGiveFromISR+0x118>)
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004daa:	4613      	mov	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4a16      	ldr	r2, [pc, #88]	@ (8004e0c <vTaskNotifyGiveFromISR+0x11c>)
 8004db4:	441a      	add	r2, r3
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	3304      	adds	r3, #4
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f7ff f8ba 	bl	8003f36 <vListInsertEnd>
 8004dc2:	e005      	b.n	8004dd0 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc6:	3318      	adds	r3, #24
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4811      	ldr	r0, [pc, #68]	@ (8004e10 <vTaskNotifyGiveFromISR+0x120>)
 8004dcc:	f7ff f8b3 	bl	8003f36 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8004e14 <vTaskNotifyGiveFromISR+0x124>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d908      	bls.n	8004df0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2201      	movs	r2, #1
 8004de8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8004dea:	4b0b      	ldr	r3, [pc, #44]	@ (8004e18 <vTaskNotifyGiveFromISR+0x128>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004dfa:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8004dfc:	bf00      	nop
 8004dfe:	3728      	adds	r7, #40	@ 0x28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	200006d0 	.word	0x200006d0
 8004e08:	200006b8 	.word	0x200006b8
 8004e0c:	20000220 	.word	0x20000220
 8004e10:	20000688 	.word	0x20000688
 8004e14:	2000021c 	.word	0x2000021c
 8004e18:	200006c4 	.word	0x200006c4

08004e1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e26:	4b21      	ldr	r3, [pc, #132]	@ (8004eac <prvAddCurrentTaskToDelayedList+0x90>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e2c:	4b20      	ldr	r3, [pc, #128]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3304      	adds	r3, #4
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff f8da 	bl	8003fec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e3e:	d10a      	bne.n	8004e56 <prvAddCurrentTaskToDelayedList+0x3a>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e46:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4819      	ldr	r0, [pc, #100]	@ (8004eb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004e50:	f7ff f871 	bl	8003f36 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004e54:	e026      	b.n	8004ea4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e5e:	4b14      	ldr	r3, [pc, #80]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d209      	bcs.n	8004e82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e6e:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3304      	adds	r3, #4
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4610      	mov	r0, r2
 8004e7c:	f7ff f87e 	bl	8003f7c <vListInsert>
}
 8004e80:	e010      	b.n	8004ea4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e82:	4b0e      	ldr	r3, [pc, #56]	@ (8004ebc <prvAddCurrentTaskToDelayedList+0xa0>)
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	3304      	adds	r3, #4
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4610      	mov	r0, r2
 8004e90:	f7ff f874 	bl	8003f7c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004e94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d202      	bcs.n	8004ea4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004e9e:	4a08      	ldr	r2, [pc, #32]	@ (8004ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	6013      	str	r3, [r2, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	200006b4 	.word	0x200006b4
 8004eb0:	2000021c 	.word	0x2000021c
 8004eb4:	2000069c 	.word	0x2000069c
 8004eb8:	20000684 	.word	0x20000684
 8004ebc:	20000680 	.word	0x20000680
 8004ec0:	200006cc 	.word	0x200006cc
	...

08004ed0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ed0:	4b07      	ldr	r3, [pc, #28]	@ (8004ef0 <pxCurrentTCBConst2>)
 8004ed2:	6819      	ldr	r1, [r3, #0]
 8004ed4:	6808      	ldr	r0, [r1, #0]
 8004ed6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004eda:	f380 8809 	msr	PSP, r0
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f04f 0000 	mov.w	r0, #0
 8004ee6:	f380 8811 	msr	BASEPRI, r0
 8004eea:	f04e 0e0d 	orr.w	lr, lr, #13
 8004eee:	4770      	bx	lr

08004ef0 <pxCurrentTCBConst2>:
 8004ef0:	2000021c 	.word	0x2000021c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ef4:	bf00      	nop
 8004ef6:	bf00      	nop

08004ef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f12:	4b0f      	ldr	r3, [pc, #60]	@ (8004f50 <vPortEnterCritical+0x58>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3301      	adds	r3, #1
 8004f18:	4a0d      	ldr	r2, [pc, #52]	@ (8004f50 <vPortEnterCritical+0x58>)
 8004f1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f50 <vPortEnterCritical+0x58>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d110      	bne.n	8004f46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f24:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00b      	beq.n	8004f46 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	603b      	str	r3, [r7, #0]
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	e7fd      	b.n	8004f42 <vPortEnterCritical+0x4a>
	}
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr
 8004f50:	2000001c 	.word	0x2000001c
 8004f54:	e000ed04 	.word	0xe000ed04

08004f58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f5e:	4b12      	ldr	r3, [pc, #72]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <vPortExitCritical+0x26>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	607b      	str	r3, [r7, #4]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	4a08      	ldr	r2, [pc, #32]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f86:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f88:	4b07      	ldr	r3, [pc, #28]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d105      	bne.n	8004f9c <vPortExitCritical+0x44>
 8004f90:	2300      	movs	r3, #0
 8004f92:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f383 8811 	msr	BASEPRI, r3
}
 8004f9a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	2000001c 	.word	0x2000001c
 8004fac:	00000000 	.word	0x00000000

08004fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fb0:	f3ef 8009 	mrs	r0, PSP
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff0 <pxCurrentTCBConst>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004fc0:	6010      	str	r0, [r2, #0]
 8004fc2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004fc6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fca:	f380 8811 	msr	BASEPRI, r0
 8004fce:	f7ff fc6d 	bl	80048ac <vTaskSwitchContext>
 8004fd2:	f04f 0000 	mov.w	r0, #0
 8004fd6:	f380 8811 	msr	BASEPRI, r0
 8004fda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004fde:	6819      	ldr	r1, [r3, #0]
 8004fe0:	6808      	ldr	r0, [r1, #0]
 8004fe2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004fe6:	f380 8809 	msr	PSP, r0
 8004fea:	f3bf 8f6f 	isb	sy
 8004fee:	4770      	bx	lr

08004ff0 <pxCurrentTCBConst>:
 8004ff0:	2000021c 	.word	0x2000021c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ff4:	bf00      	nop
 8004ff6:	bf00      	nop

08004ff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	607b      	str	r3, [r7, #4]
}
 8005010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005012:	f7ff fb91 	bl	8004738 <xTaskIncrementTick>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800501c:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <xPortSysTickHandler+0x40>)
 800501e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	2300      	movs	r3, #0
 8005026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	f383 8811 	msr	BASEPRI, r3
}
 800502e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005030:	bf00      	nop
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	e000ed04 	.word	0xe000ed04

0800503c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005042:	f3ef 8305 	mrs	r3, IPSR
 8005046:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b0f      	cmp	r3, #15
 800504c:	d915      	bls.n	800507a <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800504e:	4a17      	ldr	r2, [pc, #92]	@ (80050ac <vPortValidateInterruptPriority+0x70>)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4413      	add	r3, r2
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005058:	4b15      	ldr	r3, [pc, #84]	@ (80050b0 <vPortValidateInterruptPriority+0x74>)
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	7afa      	ldrb	r2, [r7, #11]
 800505e:	429a      	cmp	r2, r3
 8005060:	d20b      	bcs.n	800507a <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005066:	f383 8811 	msr	BASEPRI, r3
 800506a:	f3bf 8f6f 	isb	sy
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	607b      	str	r3, [r7, #4]
}
 8005074:	bf00      	nop
 8005076:	bf00      	nop
 8005078:	e7fd      	b.n	8005076 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800507a:	4b0e      	ldr	r3, [pc, #56]	@ (80050b4 <vPortValidateInterruptPriority+0x78>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005082:	4b0d      	ldr	r3, [pc, #52]	@ (80050b8 <vPortValidateInterruptPriority+0x7c>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d90b      	bls.n	80050a2 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800508a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	603b      	str	r3, [r7, #0]
}
 800509c:	bf00      	nop
 800509e:	bf00      	nop
 80050a0:	e7fd      	b.n	800509e <vPortValidateInterruptPriority+0x62>
	}
 80050a2:	bf00      	nop
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr
 80050ac:	e000e3f0 	.word	0xe000e3f0
 80050b0:	200006d4 	.word	0x200006d4
 80050b4:	e000ed0c 	.word	0xe000ed0c
 80050b8:	200006d8 	.word	0x200006d8

080050bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08a      	sub	sp, #40	@ 0x28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050c4:	2300      	movs	r3, #0
 80050c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80050c8:	f7ff fa8a 	bl	80045e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80050cc:	4b5c      	ldr	r3, [pc, #368]	@ (8005240 <pvPortMalloc+0x184>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80050d4:	f000 f8c0 	bl	8005258 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050d8:	4b5a      	ldr	r3, [pc, #360]	@ (8005244 <pvPortMalloc+0x188>)
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4013      	ands	r3, r2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f040 8095 	bne.w	8005210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01e      	beq.n	800512a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80050ec:	2208      	movs	r2, #8
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4413      	add	r3, r2
 80050f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d015      	beq.n	800512a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f023 0307 	bic.w	r3, r3, #7
 8005104:	3308      	adds	r3, #8
 8005106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00b      	beq.n	800512a <pvPortMalloc+0x6e>
	__asm volatile
 8005112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	617b      	str	r3, [r7, #20]
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	e7fd      	b.n	8005126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d06f      	beq.n	8005210 <pvPortMalloc+0x154>
 8005130:	4b45      	ldr	r3, [pc, #276]	@ (8005248 <pvPortMalloc+0x18c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	429a      	cmp	r2, r3
 8005138:	d86a      	bhi.n	8005210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800513a:	4b44      	ldr	r3, [pc, #272]	@ (800524c <pvPortMalloc+0x190>)
 800513c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800513e:	4b43      	ldr	r3, [pc, #268]	@ (800524c <pvPortMalloc+0x190>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005144:	e004      	b.n	8005150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	429a      	cmp	r2, r3
 8005158:	d903      	bls.n	8005162 <pvPortMalloc+0xa6>
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1f1      	bne.n	8005146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005162:	4b37      	ldr	r3, [pc, #220]	@ (8005240 <pvPortMalloc+0x184>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005168:	429a      	cmp	r2, r3
 800516a:	d051      	beq.n	8005210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800516c:	6a3b      	ldr	r3, [r7, #32]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2208      	movs	r2, #8
 8005172:	4413      	add	r3, r2
 8005174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	1ad2      	subs	r2, r2, r3
 8005186:	2308      	movs	r3, #8
 8005188:	005b      	lsls	r3, r3, #1
 800518a:	429a      	cmp	r2, r3
 800518c:	d920      	bls.n	80051d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800518e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4413      	add	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00b      	beq.n	80051b8 <pvPortMalloc+0xfc>
	__asm volatile
 80051a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	613b      	str	r3, [r7, #16]
}
 80051b2:	bf00      	nop
 80051b4:	bf00      	nop
 80051b6:	e7fd      	b.n	80051b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	1ad2      	subs	r2, r2, r3
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051ca:	69b8      	ldr	r0, [r7, #24]
 80051cc:	f000 f8a6 	bl	800531c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005248 <pvPortMalloc+0x18c>)
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	4a1b      	ldr	r2, [pc, #108]	@ (8005248 <pvPortMalloc+0x18c>)
 80051dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80051de:	4b1a      	ldr	r3, [pc, #104]	@ (8005248 <pvPortMalloc+0x18c>)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005250 <pvPortMalloc+0x194>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d203      	bcs.n	80051f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051ea:	4b17      	ldr	r3, [pc, #92]	@ (8005248 <pvPortMalloc+0x18c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a18      	ldr	r2, [pc, #96]	@ (8005250 <pvPortMalloc+0x194>)
 80051f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	4b13      	ldr	r3, [pc, #76]	@ (8005244 <pvPortMalloc+0x188>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	431a      	orrs	r2, r3
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005206:	4b13      	ldr	r3, [pc, #76]	@ (8005254 <pvPortMalloc+0x198>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3301      	adds	r3, #1
 800520c:	4a11      	ldr	r2, [pc, #68]	@ (8005254 <pvPortMalloc+0x198>)
 800520e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005210:	f7ff f9f4 	bl	80045fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00b      	beq.n	8005236 <pvPortMalloc+0x17a>
	__asm volatile
 800521e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005222:	f383 8811 	msr	BASEPRI, r3
 8005226:	f3bf 8f6f 	isb	sy
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	60fb      	str	r3, [r7, #12]
}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	e7fd      	b.n	8005232 <pvPortMalloc+0x176>
	return pvReturn;
 8005236:	69fb      	ldr	r3, [r7, #28]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3728      	adds	r7, #40	@ 0x28
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	200035c4 	.word	0x200035c4
 8005244:	200035d4 	.word	0x200035d4
 8005248:	200035c8 	.word	0x200035c8
 800524c:	200035bc 	.word	0x200035bc
 8005250:	200035cc 	.word	0x200035cc
 8005254:	200035d0 	.word	0x200035d0

08005258 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800525e:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8005262:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005264:	4b27      	ldr	r3, [pc, #156]	@ (8005304 <prvHeapInit+0xac>)
 8005266:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f003 0307 	and.w	r3, r3, #7
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00c      	beq.n	800528c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	3307      	adds	r3, #7
 8005276:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0307 	bic.w	r3, r3, #7
 800527e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	4a1f      	ldr	r2, [pc, #124]	@ (8005304 <prvHeapInit+0xac>)
 8005288:	4413      	add	r3, r2
 800528a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005290:	4a1d      	ldr	r2, [pc, #116]	@ (8005308 <prvHeapInit+0xb0>)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005296:	4b1c      	ldr	r3, [pc, #112]	@ (8005308 <prvHeapInit+0xb0>)
 8005298:	2200      	movs	r2, #0
 800529a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4413      	add	r3, r2
 80052a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052a4:	2208      	movs	r2, #8
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1a9b      	subs	r3, r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 0307 	bic.w	r3, r3, #7
 80052b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4a15      	ldr	r2, [pc, #84]	@ (800530c <prvHeapInit+0xb4>)
 80052b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052ba:	4b14      	ldr	r3, [pc, #80]	@ (800530c <prvHeapInit+0xb4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2200      	movs	r2, #0
 80052c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052c2:	4b12      	ldr	r3, [pc, #72]	@ (800530c <prvHeapInit+0xb4>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	1ad2      	subs	r2, r2, r3
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052d8:	4b0c      	ldr	r3, [pc, #48]	@ (800530c <prvHeapInit+0xb4>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	4a0a      	ldr	r2, [pc, #40]	@ (8005310 <prvHeapInit+0xb8>)
 80052e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	4a09      	ldr	r2, [pc, #36]	@ (8005314 <prvHeapInit+0xbc>)
 80052ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052f0:	4b09      	ldr	r3, [pc, #36]	@ (8005318 <prvHeapInit+0xc0>)
 80052f2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80052f6:	601a      	str	r2, [r3, #0]
}
 80052f8:	bf00      	nop
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	200006dc 	.word	0x200006dc
 8005308:	200035bc 	.word	0x200035bc
 800530c:	200035c4 	.word	0x200035c4
 8005310:	200035cc 	.word	0x200035cc
 8005314:	200035c8 	.word	0x200035c8
 8005318:	200035d4 	.word	0x200035d4

0800531c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005324:	4b27      	ldr	r3, [pc, #156]	@ (80053c4 <prvInsertBlockIntoFreeList+0xa8>)
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	e002      	b.n	8005330 <prvInsertBlockIntoFreeList+0x14>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	429a      	cmp	r2, r3
 8005338:	d8f7      	bhi.n	800532a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	4413      	add	r3, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	429a      	cmp	r2, r3
 800534a:	d108      	bne.n	800535e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	441a      	add	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	441a      	add	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	429a      	cmp	r2, r3
 8005370:	d118      	bne.n	80053a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	4b14      	ldr	r3, [pc, #80]	@ (80053c8 <prvInsertBlockIntoFreeList+0xac>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d00d      	beq.n	800539a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	441a      	add	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	e008      	b.n	80053ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800539a:	4b0b      	ldr	r3, [pc, #44]	@ (80053c8 <prvInsertBlockIntoFreeList+0xac>)
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	e003      	b.n	80053ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d002      	beq.n	80053ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	200035bc 	.word	0x200035bc
 80053c8:	200035c4 	.word	0x200035c4

080053cc <std>:
 80053cc:	2300      	movs	r3, #0
 80053ce:	b510      	push	{r4, lr}
 80053d0:	4604      	mov	r4, r0
 80053d2:	e9c0 3300 	strd	r3, r3, [r0]
 80053d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053da:	6083      	str	r3, [r0, #8]
 80053dc:	8181      	strh	r1, [r0, #12]
 80053de:	6643      	str	r3, [r0, #100]	@ 0x64
 80053e0:	81c2      	strh	r2, [r0, #14]
 80053e2:	6183      	str	r3, [r0, #24]
 80053e4:	4619      	mov	r1, r3
 80053e6:	2208      	movs	r2, #8
 80053e8:	305c      	adds	r0, #92	@ 0x5c
 80053ea:	f000 f9f9 	bl	80057e0 <memset>
 80053ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005424 <std+0x58>)
 80053f0:	6224      	str	r4, [r4, #32]
 80053f2:	6263      	str	r3, [r4, #36]	@ 0x24
 80053f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005428 <std+0x5c>)
 80053f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053f8:	4b0c      	ldr	r3, [pc, #48]	@ (800542c <std+0x60>)
 80053fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <std+0x64>)
 80053fe:	6323      	str	r3, [r4, #48]	@ 0x30
 8005400:	4b0c      	ldr	r3, [pc, #48]	@ (8005434 <std+0x68>)
 8005402:	429c      	cmp	r4, r3
 8005404:	d006      	beq.n	8005414 <std+0x48>
 8005406:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800540a:	4294      	cmp	r4, r2
 800540c:	d002      	beq.n	8005414 <std+0x48>
 800540e:	33d0      	adds	r3, #208	@ 0xd0
 8005410:	429c      	cmp	r4, r3
 8005412:	d105      	bne.n	8005420 <std+0x54>
 8005414:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800541c:	f000 ba58 	b.w	80058d0 <__retarget_lock_init_recursive>
 8005420:	bd10      	pop	{r4, pc}
 8005422:	bf00      	nop
 8005424:	08005631 	.word	0x08005631
 8005428:	08005653 	.word	0x08005653
 800542c:	0800568b 	.word	0x0800568b
 8005430:	080056af 	.word	0x080056af
 8005434:	200035d8 	.word	0x200035d8

08005438 <stdio_exit_handler>:
 8005438:	4a02      	ldr	r2, [pc, #8]	@ (8005444 <stdio_exit_handler+0xc>)
 800543a:	4903      	ldr	r1, [pc, #12]	@ (8005448 <stdio_exit_handler+0x10>)
 800543c:	4803      	ldr	r0, [pc, #12]	@ (800544c <stdio_exit_handler+0x14>)
 800543e:	f000 b869 	b.w	8005514 <_fwalk_sglue>
 8005442:	bf00      	nop
 8005444:	20000020 	.word	0x20000020
 8005448:	08006181 	.word	0x08006181
 800544c:	20000030 	.word	0x20000030

08005450 <cleanup_stdio>:
 8005450:	6841      	ldr	r1, [r0, #4]
 8005452:	4b0c      	ldr	r3, [pc, #48]	@ (8005484 <cleanup_stdio+0x34>)
 8005454:	b510      	push	{r4, lr}
 8005456:	4299      	cmp	r1, r3
 8005458:	4604      	mov	r4, r0
 800545a:	d001      	beq.n	8005460 <cleanup_stdio+0x10>
 800545c:	f000 fe90 	bl	8006180 <_fflush_r>
 8005460:	68a1      	ldr	r1, [r4, #8]
 8005462:	4b09      	ldr	r3, [pc, #36]	@ (8005488 <cleanup_stdio+0x38>)
 8005464:	4299      	cmp	r1, r3
 8005466:	d002      	beq.n	800546e <cleanup_stdio+0x1e>
 8005468:	4620      	mov	r0, r4
 800546a:	f000 fe89 	bl	8006180 <_fflush_r>
 800546e:	68e1      	ldr	r1, [r4, #12]
 8005470:	4b06      	ldr	r3, [pc, #24]	@ (800548c <cleanup_stdio+0x3c>)
 8005472:	4299      	cmp	r1, r3
 8005474:	d004      	beq.n	8005480 <cleanup_stdio+0x30>
 8005476:	4620      	mov	r0, r4
 8005478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800547c:	f000 be80 	b.w	8006180 <_fflush_r>
 8005480:	bd10      	pop	{r4, pc}
 8005482:	bf00      	nop
 8005484:	200035d8 	.word	0x200035d8
 8005488:	20003640 	.word	0x20003640
 800548c:	200036a8 	.word	0x200036a8

08005490 <global_stdio_init.part.0>:
 8005490:	b510      	push	{r4, lr}
 8005492:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <global_stdio_init.part.0+0x30>)
 8005494:	4c0b      	ldr	r4, [pc, #44]	@ (80054c4 <global_stdio_init.part.0+0x34>)
 8005496:	4a0c      	ldr	r2, [pc, #48]	@ (80054c8 <global_stdio_init.part.0+0x38>)
 8005498:	4620      	mov	r0, r4
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	2104      	movs	r1, #4
 800549e:	2200      	movs	r2, #0
 80054a0:	f7ff ff94 	bl	80053cc <std>
 80054a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054a8:	2201      	movs	r2, #1
 80054aa:	2109      	movs	r1, #9
 80054ac:	f7ff ff8e 	bl	80053cc <std>
 80054b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054b4:	2202      	movs	r2, #2
 80054b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ba:	2112      	movs	r1, #18
 80054bc:	f7ff bf86 	b.w	80053cc <std>
 80054c0:	20003710 	.word	0x20003710
 80054c4:	200035d8 	.word	0x200035d8
 80054c8:	08005439 	.word	0x08005439

080054cc <__sfp_lock_acquire>:
 80054cc:	4801      	ldr	r0, [pc, #4]	@ (80054d4 <__sfp_lock_acquire+0x8>)
 80054ce:	f000 ba00 	b.w	80058d2 <__retarget_lock_acquire_recursive>
 80054d2:	bf00      	nop
 80054d4:	20003719 	.word	0x20003719

080054d8 <__sfp_lock_release>:
 80054d8:	4801      	ldr	r0, [pc, #4]	@ (80054e0 <__sfp_lock_release+0x8>)
 80054da:	f000 b9fb 	b.w	80058d4 <__retarget_lock_release_recursive>
 80054de:	bf00      	nop
 80054e0:	20003719 	.word	0x20003719

080054e4 <__sinit>:
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4604      	mov	r4, r0
 80054e8:	f7ff fff0 	bl	80054cc <__sfp_lock_acquire>
 80054ec:	6a23      	ldr	r3, [r4, #32]
 80054ee:	b11b      	cbz	r3, 80054f8 <__sinit+0x14>
 80054f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054f4:	f7ff bff0 	b.w	80054d8 <__sfp_lock_release>
 80054f8:	4b04      	ldr	r3, [pc, #16]	@ (800550c <__sinit+0x28>)
 80054fa:	6223      	str	r3, [r4, #32]
 80054fc:	4b04      	ldr	r3, [pc, #16]	@ (8005510 <__sinit+0x2c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1f5      	bne.n	80054f0 <__sinit+0xc>
 8005504:	f7ff ffc4 	bl	8005490 <global_stdio_init.part.0>
 8005508:	e7f2      	b.n	80054f0 <__sinit+0xc>
 800550a:	bf00      	nop
 800550c:	08005451 	.word	0x08005451
 8005510:	20003710 	.word	0x20003710

08005514 <_fwalk_sglue>:
 8005514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005518:	4607      	mov	r7, r0
 800551a:	4688      	mov	r8, r1
 800551c:	4614      	mov	r4, r2
 800551e:	2600      	movs	r6, #0
 8005520:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005524:	f1b9 0901 	subs.w	r9, r9, #1
 8005528:	d505      	bpl.n	8005536 <_fwalk_sglue+0x22>
 800552a:	6824      	ldr	r4, [r4, #0]
 800552c:	2c00      	cmp	r4, #0
 800552e:	d1f7      	bne.n	8005520 <_fwalk_sglue+0xc>
 8005530:	4630      	mov	r0, r6
 8005532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005536:	89ab      	ldrh	r3, [r5, #12]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d907      	bls.n	800554c <_fwalk_sglue+0x38>
 800553c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005540:	3301      	adds	r3, #1
 8005542:	d003      	beq.n	800554c <_fwalk_sglue+0x38>
 8005544:	4629      	mov	r1, r5
 8005546:	4638      	mov	r0, r7
 8005548:	47c0      	blx	r8
 800554a:	4306      	orrs	r6, r0
 800554c:	3568      	adds	r5, #104	@ 0x68
 800554e:	e7e9      	b.n	8005524 <_fwalk_sglue+0x10>

08005550 <iprintf>:
 8005550:	b40f      	push	{r0, r1, r2, r3}
 8005552:	b507      	push	{r0, r1, r2, lr}
 8005554:	4906      	ldr	r1, [pc, #24]	@ (8005570 <iprintf+0x20>)
 8005556:	ab04      	add	r3, sp, #16
 8005558:	6808      	ldr	r0, [r1, #0]
 800555a:	f853 2b04 	ldr.w	r2, [r3], #4
 800555e:	6881      	ldr	r1, [r0, #8]
 8005560:	9301      	str	r3, [sp, #4]
 8005562:	f000 fae5 	bl	8005b30 <_vfiprintf_r>
 8005566:	b003      	add	sp, #12
 8005568:	f85d eb04 	ldr.w	lr, [sp], #4
 800556c:	b004      	add	sp, #16
 800556e:	4770      	bx	lr
 8005570:	2000002c 	.word	0x2000002c

08005574 <_puts_r>:
 8005574:	6a03      	ldr	r3, [r0, #32]
 8005576:	b570      	push	{r4, r5, r6, lr}
 8005578:	4605      	mov	r5, r0
 800557a:	460e      	mov	r6, r1
 800557c:	6884      	ldr	r4, [r0, #8]
 800557e:	b90b      	cbnz	r3, 8005584 <_puts_r+0x10>
 8005580:	f7ff ffb0 	bl	80054e4 <__sinit>
 8005584:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005586:	07db      	lsls	r3, r3, #31
 8005588:	d405      	bmi.n	8005596 <_puts_r+0x22>
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	0598      	lsls	r0, r3, #22
 800558e:	d402      	bmi.n	8005596 <_puts_r+0x22>
 8005590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005592:	f000 f99e 	bl	80058d2 <__retarget_lock_acquire_recursive>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	0719      	lsls	r1, r3, #28
 800559a:	d502      	bpl.n	80055a2 <_puts_r+0x2e>
 800559c:	6923      	ldr	r3, [r4, #16]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d135      	bne.n	800560e <_puts_r+0x9a>
 80055a2:	4621      	mov	r1, r4
 80055a4:	4628      	mov	r0, r5
 80055a6:	f000 f8c5 	bl	8005734 <__swsetup_r>
 80055aa:	b380      	cbz	r0, 800560e <_puts_r+0x9a>
 80055ac:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80055b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055b2:	07da      	lsls	r2, r3, #31
 80055b4:	d405      	bmi.n	80055c2 <_puts_r+0x4e>
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	059b      	lsls	r3, r3, #22
 80055ba:	d402      	bmi.n	80055c2 <_puts_r+0x4e>
 80055bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055be:	f000 f989 	bl	80058d4 <__retarget_lock_release_recursive>
 80055c2:	4628      	mov	r0, r5
 80055c4:	bd70      	pop	{r4, r5, r6, pc}
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	da04      	bge.n	80055d4 <_puts_r+0x60>
 80055ca:	69a2      	ldr	r2, [r4, #24]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	dc17      	bgt.n	8005600 <_puts_r+0x8c>
 80055d0:	290a      	cmp	r1, #10
 80055d2:	d015      	beq.n	8005600 <_puts_r+0x8c>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	6022      	str	r2, [r4, #0]
 80055da:	7019      	strb	r1, [r3, #0]
 80055dc:	68a3      	ldr	r3, [r4, #8]
 80055de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055e2:	3b01      	subs	r3, #1
 80055e4:	60a3      	str	r3, [r4, #8]
 80055e6:	2900      	cmp	r1, #0
 80055e8:	d1ed      	bne.n	80055c6 <_puts_r+0x52>
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	da11      	bge.n	8005612 <_puts_r+0x9e>
 80055ee:	4622      	mov	r2, r4
 80055f0:	210a      	movs	r1, #10
 80055f2:	4628      	mov	r0, r5
 80055f4:	f000 f85f 	bl	80056b6 <__swbuf_r>
 80055f8:	3001      	adds	r0, #1
 80055fa:	d0d7      	beq.n	80055ac <_puts_r+0x38>
 80055fc:	250a      	movs	r5, #10
 80055fe:	e7d7      	b.n	80055b0 <_puts_r+0x3c>
 8005600:	4622      	mov	r2, r4
 8005602:	4628      	mov	r0, r5
 8005604:	f000 f857 	bl	80056b6 <__swbuf_r>
 8005608:	3001      	adds	r0, #1
 800560a:	d1e7      	bne.n	80055dc <_puts_r+0x68>
 800560c:	e7ce      	b.n	80055ac <_puts_r+0x38>
 800560e:	3e01      	subs	r6, #1
 8005610:	e7e4      	b.n	80055dc <_puts_r+0x68>
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	6022      	str	r2, [r4, #0]
 8005618:	220a      	movs	r2, #10
 800561a:	701a      	strb	r2, [r3, #0]
 800561c:	e7ee      	b.n	80055fc <_puts_r+0x88>
	...

08005620 <puts>:
 8005620:	4b02      	ldr	r3, [pc, #8]	@ (800562c <puts+0xc>)
 8005622:	4601      	mov	r1, r0
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	f7ff bfa5 	b.w	8005574 <_puts_r>
 800562a:	bf00      	nop
 800562c:	2000002c 	.word	0x2000002c

08005630 <__sread>:
 8005630:	b510      	push	{r4, lr}
 8005632:	460c      	mov	r4, r1
 8005634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005638:	f000 f8fc 	bl	8005834 <_read_r>
 800563c:	2800      	cmp	r0, #0
 800563e:	bfab      	itete	ge
 8005640:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005642:	89a3      	ldrhlt	r3, [r4, #12]
 8005644:	181b      	addge	r3, r3, r0
 8005646:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800564a:	bfac      	ite	ge
 800564c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800564e:	81a3      	strhlt	r3, [r4, #12]
 8005650:	bd10      	pop	{r4, pc}

08005652 <__swrite>:
 8005652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005656:	461f      	mov	r7, r3
 8005658:	898b      	ldrh	r3, [r1, #12]
 800565a:	4605      	mov	r5, r0
 800565c:	05db      	lsls	r3, r3, #23
 800565e:	460c      	mov	r4, r1
 8005660:	4616      	mov	r6, r2
 8005662:	d505      	bpl.n	8005670 <__swrite+0x1e>
 8005664:	2302      	movs	r3, #2
 8005666:	2200      	movs	r2, #0
 8005668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566c:	f000 f8d0 	bl	8005810 <_lseek_r>
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	4632      	mov	r2, r6
 8005674:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005678:	81a3      	strh	r3, [r4, #12]
 800567a:	4628      	mov	r0, r5
 800567c:	463b      	mov	r3, r7
 800567e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005686:	f000 b8e7 	b.w	8005858 <_write_r>

0800568a <__sseek>:
 800568a:	b510      	push	{r4, lr}
 800568c:	460c      	mov	r4, r1
 800568e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005692:	f000 f8bd 	bl	8005810 <_lseek_r>
 8005696:	1c43      	adds	r3, r0, #1
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	bf15      	itete	ne
 800569c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800569e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056a6:	81a3      	strheq	r3, [r4, #12]
 80056a8:	bf18      	it	ne
 80056aa:	81a3      	strhne	r3, [r4, #12]
 80056ac:	bd10      	pop	{r4, pc}

080056ae <__sclose>:
 80056ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b2:	f000 b89d 	b.w	80057f0 <_close_r>

080056b6 <__swbuf_r>:
 80056b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b8:	460e      	mov	r6, r1
 80056ba:	4614      	mov	r4, r2
 80056bc:	4605      	mov	r5, r0
 80056be:	b118      	cbz	r0, 80056c8 <__swbuf_r+0x12>
 80056c0:	6a03      	ldr	r3, [r0, #32]
 80056c2:	b90b      	cbnz	r3, 80056c8 <__swbuf_r+0x12>
 80056c4:	f7ff ff0e 	bl	80054e4 <__sinit>
 80056c8:	69a3      	ldr	r3, [r4, #24]
 80056ca:	60a3      	str	r3, [r4, #8]
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	071a      	lsls	r2, r3, #28
 80056d0:	d501      	bpl.n	80056d6 <__swbuf_r+0x20>
 80056d2:	6923      	ldr	r3, [r4, #16]
 80056d4:	b943      	cbnz	r3, 80056e8 <__swbuf_r+0x32>
 80056d6:	4621      	mov	r1, r4
 80056d8:	4628      	mov	r0, r5
 80056da:	f000 f82b 	bl	8005734 <__swsetup_r>
 80056de:	b118      	cbz	r0, 80056e8 <__swbuf_r+0x32>
 80056e0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80056e4:	4638      	mov	r0, r7
 80056e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	6922      	ldr	r2, [r4, #16]
 80056ec:	b2f6      	uxtb	r6, r6
 80056ee:	1a98      	subs	r0, r3, r2
 80056f0:	6963      	ldr	r3, [r4, #20]
 80056f2:	4637      	mov	r7, r6
 80056f4:	4283      	cmp	r3, r0
 80056f6:	dc05      	bgt.n	8005704 <__swbuf_r+0x4e>
 80056f8:	4621      	mov	r1, r4
 80056fa:	4628      	mov	r0, r5
 80056fc:	f000 fd40 	bl	8006180 <_fflush_r>
 8005700:	2800      	cmp	r0, #0
 8005702:	d1ed      	bne.n	80056e0 <__swbuf_r+0x2a>
 8005704:	68a3      	ldr	r3, [r4, #8]
 8005706:	3b01      	subs	r3, #1
 8005708:	60a3      	str	r3, [r4, #8]
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	701e      	strb	r6, [r3, #0]
 8005712:	6962      	ldr	r2, [r4, #20]
 8005714:	1c43      	adds	r3, r0, #1
 8005716:	429a      	cmp	r2, r3
 8005718:	d004      	beq.n	8005724 <__swbuf_r+0x6e>
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	07db      	lsls	r3, r3, #31
 800571e:	d5e1      	bpl.n	80056e4 <__swbuf_r+0x2e>
 8005720:	2e0a      	cmp	r6, #10
 8005722:	d1df      	bne.n	80056e4 <__swbuf_r+0x2e>
 8005724:	4621      	mov	r1, r4
 8005726:	4628      	mov	r0, r5
 8005728:	f000 fd2a 	bl	8006180 <_fflush_r>
 800572c:	2800      	cmp	r0, #0
 800572e:	d0d9      	beq.n	80056e4 <__swbuf_r+0x2e>
 8005730:	e7d6      	b.n	80056e0 <__swbuf_r+0x2a>
	...

08005734 <__swsetup_r>:
 8005734:	b538      	push	{r3, r4, r5, lr}
 8005736:	4b29      	ldr	r3, [pc, #164]	@ (80057dc <__swsetup_r+0xa8>)
 8005738:	4605      	mov	r5, r0
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	460c      	mov	r4, r1
 800573e:	b118      	cbz	r0, 8005748 <__swsetup_r+0x14>
 8005740:	6a03      	ldr	r3, [r0, #32]
 8005742:	b90b      	cbnz	r3, 8005748 <__swsetup_r+0x14>
 8005744:	f7ff fece 	bl	80054e4 <__sinit>
 8005748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800574c:	0719      	lsls	r1, r3, #28
 800574e:	d422      	bmi.n	8005796 <__swsetup_r+0x62>
 8005750:	06da      	lsls	r2, r3, #27
 8005752:	d407      	bmi.n	8005764 <__swsetup_r+0x30>
 8005754:	2209      	movs	r2, #9
 8005756:	602a      	str	r2, [r5, #0]
 8005758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800575c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005760:	81a3      	strh	r3, [r4, #12]
 8005762:	e033      	b.n	80057cc <__swsetup_r+0x98>
 8005764:	0758      	lsls	r0, r3, #29
 8005766:	d512      	bpl.n	800578e <__swsetup_r+0x5a>
 8005768:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800576a:	b141      	cbz	r1, 800577e <__swsetup_r+0x4a>
 800576c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005770:	4299      	cmp	r1, r3
 8005772:	d002      	beq.n	800577a <__swsetup_r+0x46>
 8005774:	4628      	mov	r0, r5
 8005776:	f000 f8bd 	bl	80058f4 <_free_r>
 800577a:	2300      	movs	r3, #0
 800577c:	6363      	str	r3, [r4, #52]	@ 0x34
 800577e:	89a3      	ldrh	r3, [r4, #12]
 8005780:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	2300      	movs	r3, #0
 8005788:	6063      	str	r3, [r4, #4]
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	6023      	str	r3, [r4, #0]
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	f043 0308 	orr.w	r3, r3, #8
 8005794:	81a3      	strh	r3, [r4, #12]
 8005796:	6923      	ldr	r3, [r4, #16]
 8005798:	b94b      	cbnz	r3, 80057ae <__swsetup_r+0x7a>
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a4:	d003      	beq.n	80057ae <__swsetup_r+0x7a>
 80057a6:	4621      	mov	r1, r4
 80057a8:	4628      	mov	r0, r5
 80057aa:	f000 fd36 	bl	800621a <__smakebuf_r>
 80057ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057b2:	f013 0201 	ands.w	r2, r3, #1
 80057b6:	d00a      	beq.n	80057ce <__swsetup_r+0x9a>
 80057b8:	2200      	movs	r2, #0
 80057ba:	60a2      	str	r2, [r4, #8]
 80057bc:	6962      	ldr	r2, [r4, #20]
 80057be:	4252      	negs	r2, r2
 80057c0:	61a2      	str	r2, [r4, #24]
 80057c2:	6922      	ldr	r2, [r4, #16]
 80057c4:	b942      	cbnz	r2, 80057d8 <__swsetup_r+0xa4>
 80057c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057ca:	d1c5      	bne.n	8005758 <__swsetup_r+0x24>
 80057cc:	bd38      	pop	{r3, r4, r5, pc}
 80057ce:	0799      	lsls	r1, r3, #30
 80057d0:	bf58      	it	pl
 80057d2:	6962      	ldrpl	r2, [r4, #20]
 80057d4:	60a2      	str	r2, [r4, #8]
 80057d6:	e7f4      	b.n	80057c2 <__swsetup_r+0x8e>
 80057d8:	2000      	movs	r0, #0
 80057da:	e7f7      	b.n	80057cc <__swsetup_r+0x98>
 80057dc:	2000002c 	.word	0x2000002c

080057e0 <memset>:
 80057e0:	4603      	mov	r3, r0
 80057e2:	4402      	add	r2, r0
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d100      	bne.n	80057ea <memset+0xa>
 80057e8:	4770      	bx	lr
 80057ea:	f803 1b01 	strb.w	r1, [r3], #1
 80057ee:	e7f9      	b.n	80057e4 <memset+0x4>

080057f0 <_close_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	2300      	movs	r3, #0
 80057f4:	4d05      	ldr	r5, [pc, #20]	@ (800580c <_close_r+0x1c>)
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fc f9b3 	bl	8001b66 <_close>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_close_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_close_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	20003714 	.word	0x20003714

08005810 <_lseek_r>:
 8005810:	b538      	push	{r3, r4, r5, lr}
 8005812:	4604      	mov	r4, r0
 8005814:	4608      	mov	r0, r1
 8005816:	4611      	mov	r1, r2
 8005818:	2200      	movs	r2, #0
 800581a:	4d05      	ldr	r5, [pc, #20]	@ (8005830 <_lseek_r+0x20>)
 800581c:	602a      	str	r2, [r5, #0]
 800581e:	461a      	mov	r2, r3
 8005820:	f7fc f9c5 	bl	8001bae <_lseek>
 8005824:	1c43      	adds	r3, r0, #1
 8005826:	d102      	bne.n	800582e <_lseek_r+0x1e>
 8005828:	682b      	ldr	r3, [r5, #0]
 800582a:	b103      	cbz	r3, 800582e <_lseek_r+0x1e>
 800582c:	6023      	str	r3, [r4, #0]
 800582e:	bd38      	pop	{r3, r4, r5, pc}
 8005830:	20003714 	.word	0x20003714

08005834 <_read_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4604      	mov	r4, r0
 8005838:	4608      	mov	r0, r1
 800583a:	4611      	mov	r1, r2
 800583c:	2200      	movs	r2, #0
 800583e:	4d05      	ldr	r5, [pc, #20]	@ (8005854 <_read_r+0x20>)
 8005840:	602a      	str	r2, [r5, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	f7fc f956 	bl	8001af4 <_read>
 8005848:	1c43      	adds	r3, r0, #1
 800584a:	d102      	bne.n	8005852 <_read_r+0x1e>
 800584c:	682b      	ldr	r3, [r5, #0]
 800584e:	b103      	cbz	r3, 8005852 <_read_r+0x1e>
 8005850:	6023      	str	r3, [r4, #0]
 8005852:	bd38      	pop	{r3, r4, r5, pc}
 8005854:	20003714 	.word	0x20003714

08005858 <_write_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4604      	mov	r4, r0
 800585c:	4608      	mov	r0, r1
 800585e:	4611      	mov	r1, r2
 8005860:	2200      	movs	r2, #0
 8005862:	4d05      	ldr	r5, [pc, #20]	@ (8005878 <_write_r+0x20>)
 8005864:	602a      	str	r2, [r5, #0]
 8005866:	461a      	mov	r2, r3
 8005868:	f7fc f961 	bl	8001b2e <_write>
 800586c:	1c43      	adds	r3, r0, #1
 800586e:	d102      	bne.n	8005876 <_write_r+0x1e>
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	b103      	cbz	r3, 8005876 <_write_r+0x1e>
 8005874:	6023      	str	r3, [r4, #0]
 8005876:	bd38      	pop	{r3, r4, r5, pc}
 8005878:	20003714 	.word	0x20003714

0800587c <__errno>:
 800587c:	4b01      	ldr	r3, [pc, #4]	@ (8005884 <__errno+0x8>)
 800587e:	6818      	ldr	r0, [r3, #0]
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	2000002c 	.word	0x2000002c

08005888 <__libc_init_array>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	2600      	movs	r6, #0
 800588c:	4d0c      	ldr	r5, [pc, #48]	@ (80058c0 <__libc_init_array+0x38>)
 800588e:	4c0d      	ldr	r4, [pc, #52]	@ (80058c4 <__libc_init_array+0x3c>)
 8005890:	1b64      	subs	r4, r4, r5
 8005892:	10a4      	asrs	r4, r4, #2
 8005894:	42a6      	cmp	r6, r4
 8005896:	d109      	bne.n	80058ac <__libc_init_array+0x24>
 8005898:	f000 fd3c 	bl	8006314 <_init>
 800589c:	2600      	movs	r6, #0
 800589e:	4d0a      	ldr	r5, [pc, #40]	@ (80058c8 <__libc_init_array+0x40>)
 80058a0:	4c0a      	ldr	r4, [pc, #40]	@ (80058cc <__libc_init_array+0x44>)
 80058a2:	1b64      	subs	r4, r4, r5
 80058a4:	10a4      	asrs	r4, r4, #2
 80058a6:	42a6      	cmp	r6, r4
 80058a8:	d105      	bne.n	80058b6 <__libc_init_array+0x2e>
 80058aa:	bd70      	pop	{r4, r5, r6, pc}
 80058ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b0:	4798      	blx	r3
 80058b2:	3601      	adds	r6, #1
 80058b4:	e7ee      	b.n	8005894 <__libc_init_array+0xc>
 80058b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ba:	4798      	blx	r3
 80058bc:	3601      	adds	r6, #1
 80058be:	e7f2      	b.n	80058a6 <__libc_init_array+0x1e>
 80058c0:	080064b4 	.word	0x080064b4
 80058c4:	080064b4 	.word	0x080064b4
 80058c8:	080064b4 	.word	0x080064b4
 80058cc:	080064b8 	.word	0x080064b8

080058d0 <__retarget_lock_init_recursive>:
 80058d0:	4770      	bx	lr

080058d2 <__retarget_lock_acquire_recursive>:
 80058d2:	4770      	bx	lr

080058d4 <__retarget_lock_release_recursive>:
 80058d4:	4770      	bx	lr

080058d6 <memcpy>:
 80058d6:	440a      	add	r2, r1
 80058d8:	4291      	cmp	r1, r2
 80058da:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80058de:	d100      	bne.n	80058e2 <memcpy+0xc>
 80058e0:	4770      	bx	lr
 80058e2:	b510      	push	{r4, lr}
 80058e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058e8:	4291      	cmp	r1, r2
 80058ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058ee:	d1f9      	bne.n	80058e4 <memcpy+0xe>
 80058f0:	bd10      	pop	{r4, pc}
	...

080058f4 <_free_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4605      	mov	r5, r0
 80058f8:	2900      	cmp	r1, #0
 80058fa:	d040      	beq.n	800597e <_free_r+0x8a>
 80058fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005900:	1f0c      	subs	r4, r1, #4
 8005902:	2b00      	cmp	r3, #0
 8005904:	bfb8      	it	lt
 8005906:	18e4      	addlt	r4, r4, r3
 8005908:	f000 f8de 	bl	8005ac8 <__malloc_lock>
 800590c:	4a1c      	ldr	r2, [pc, #112]	@ (8005980 <_free_r+0x8c>)
 800590e:	6813      	ldr	r3, [r2, #0]
 8005910:	b933      	cbnz	r3, 8005920 <_free_r+0x2c>
 8005912:	6063      	str	r3, [r4, #4]
 8005914:	6014      	str	r4, [r2, #0]
 8005916:	4628      	mov	r0, r5
 8005918:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800591c:	f000 b8da 	b.w	8005ad4 <__malloc_unlock>
 8005920:	42a3      	cmp	r3, r4
 8005922:	d908      	bls.n	8005936 <_free_r+0x42>
 8005924:	6820      	ldr	r0, [r4, #0]
 8005926:	1821      	adds	r1, r4, r0
 8005928:	428b      	cmp	r3, r1
 800592a:	bf01      	itttt	eq
 800592c:	6819      	ldreq	r1, [r3, #0]
 800592e:	685b      	ldreq	r3, [r3, #4]
 8005930:	1809      	addeq	r1, r1, r0
 8005932:	6021      	streq	r1, [r4, #0]
 8005934:	e7ed      	b.n	8005912 <_free_r+0x1e>
 8005936:	461a      	mov	r2, r3
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	b10b      	cbz	r3, 8005940 <_free_r+0x4c>
 800593c:	42a3      	cmp	r3, r4
 800593e:	d9fa      	bls.n	8005936 <_free_r+0x42>
 8005940:	6811      	ldr	r1, [r2, #0]
 8005942:	1850      	adds	r0, r2, r1
 8005944:	42a0      	cmp	r0, r4
 8005946:	d10b      	bne.n	8005960 <_free_r+0x6c>
 8005948:	6820      	ldr	r0, [r4, #0]
 800594a:	4401      	add	r1, r0
 800594c:	1850      	adds	r0, r2, r1
 800594e:	4283      	cmp	r3, r0
 8005950:	6011      	str	r1, [r2, #0]
 8005952:	d1e0      	bne.n	8005916 <_free_r+0x22>
 8005954:	6818      	ldr	r0, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	4408      	add	r0, r1
 800595a:	6010      	str	r0, [r2, #0]
 800595c:	6053      	str	r3, [r2, #4]
 800595e:	e7da      	b.n	8005916 <_free_r+0x22>
 8005960:	d902      	bls.n	8005968 <_free_r+0x74>
 8005962:	230c      	movs	r3, #12
 8005964:	602b      	str	r3, [r5, #0]
 8005966:	e7d6      	b.n	8005916 <_free_r+0x22>
 8005968:	6820      	ldr	r0, [r4, #0]
 800596a:	1821      	adds	r1, r4, r0
 800596c:	428b      	cmp	r3, r1
 800596e:	bf01      	itttt	eq
 8005970:	6819      	ldreq	r1, [r3, #0]
 8005972:	685b      	ldreq	r3, [r3, #4]
 8005974:	1809      	addeq	r1, r1, r0
 8005976:	6021      	streq	r1, [r4, #0]
 8005978:	6063      	str	r3, [r4, #4]
 800597a:	6054      	str	r4, [r2, #4]
 800597c:	e7cb      	b.n	8005916 <_free_r+0x22>
 800597e:	bd38      	pop	{r3, r4, r5, pc}
 8005980:	20003720 	.word	0x20003720

08005984 <sbrk_aligned>:
 8005984:	b570      	push	{r4, r5, r6, lr}
 8005986:	4e0f      	ldr	r6, [pc, #60]	@ (80059c4 <sbrk_aligned+0x40>)
 8005988:	460c      	mov	r4, r1
 800598a:	6831      	ldr	r1, [r6, #0]
 800598c:	4605      	mov	r5, r0
 800598e:	b911      	cbnz	r1, 8005996 <sbrk_aligned+0x12>
 8005990:	f000 fca2 	bl	80062d8 <_sbrk_r>
 8005994:	6030      	str	r0, [r6, #0]
 8005996:	4621      	mov	r1, r4
 8005998:	4628      	mov	r0, r5
 800599a:	f000 fc9d 	bl	80062d8 <_sbrk_r>
 800599e:	1c43      	adds	r3, r0, #1
 80059a0:	d103      	bne.n	80059aa <sbrk_aligned+0x26>
 80059a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80059a6:	4620      	mov	r0, r4
 80059a8:	bd70      	pop	{r4, r5, r6, pc}
 80059aa:	1cc4      	adds	r4, r0, #3
 80059ac:	f024 0403 	bic.w	r4, r4, #3
 80059b0:	42a0      	cmp	r0, r4
 80059b2:	d0f8      	beq.n	80059a6 <sbrk_aligned+0x22>
 80059b4:	1a21      	subs	r1, r4, r0
 80059b6:	4628      	mov	r0, r5
 80059b8:	f000 fc8e 	bl	80062d8 <_sbrk_r>
 80059bc:	3001      	adds	r0, #1
 80059be:	d1f2      	bne.n	80059a6 <sbrk_aligned+0x22>
 80059c0:	e7ef      	b.n	80059a2 <sbrk_aligned+0x1e>
 80059c2:	bf00      	nop
 80059c4:	2000371c 	.word	0x2000371c

080059c8 <_malloc_r>:
 80059c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059cc:	1ccd      	adds	r5, r1, #3
 80059ce:	f025 0503 	bic.w	r5, r5, #3
 80059d2:	3508      	adds	r5, #8
 80059d4:	2d0c      	cmp	r5, #12
 80059d6:	bf38      	it	cc
 80059d8:	250c      	movcc	r5, #12
 80059da:	2d00      	cmp	r5, #0
 80059dc:	4606      	mov	r6, r0
 80059de:	db01      	blt.n	80059e4 <_malloc_r+0x1c>
 80059e0:	42a9      	cmp	r1, r5
 80059e2:	d904      	bls.n	80059ee <_malloc_r+0x26>
 80059e4:	230c      	movs	r3, #12
 80059e6:	6033      	str	r3, [r6, #0]
 80059e8:	2000      	movs	r0, #0
 80059ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ac4 <_malloc_r+0xfc>
 80059f2:	f000 f869 	bl	8005ac8 <__malloc_lock>
 80059f6:	f8d8 3000 	ldr.w	r3, [r8]
 80059fa:	461c      	mov	r4, r3
 80059fc:	bb44      	cbnz	r4, 8005a50 <_malloc_r+0x88>
 80059fe:	4629      	mov	r1, r5
 8005a00:	4630      	mov	r0, r6
 8005a02:	f7ff ffbf 	bl	8005984 <sbrk_aligned>
 8005a06:	1c43      	adds	r3, r0, #1
 8005a08:	4604      	mov	r4, r0
 8005a0a:	d158      	bne.n	8005abe <_malloc_r+0xf6>
 8005a0c:	f8d8 4000 	ldr.w	r4, [r8]
 8005a10:	4627      	mov	r7, r4
 8005a12:	2f00      	cmp	r7, #0
 8005a14:	d143      	bne.n	8005a9e <_malloc_r+0xd6>
 8005a16:	2c00      	cmp	r4, #0
 8005a18:	d04b      	beq.n	8005ab2 <_malloc_r+0xea>
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	4639      	mov	r1, r7
 8005a1e:	4630      	mov	r0, r6
 8005a20:	eb04 0903 	add.w	r9, r4, r3
 8005a24:	f000 fc58 	bl	80062d8 <_sbrk_r>
 8005a28:	4581      	cmp	r9, r0
 8005a2a:	d142      	bne.n	8005ab2 <_malloc_r+0xea>
 8005a2c:	6821      	ldr	r1, [r4, #0]
 8005a2e:	4630      	mov	r0, r6
 8005a30:	1a6d      	subs	r5, r5, r1
 8005a32:	4629      	mov	r1, r5
 8005a34:	f7ff ffa6 	bl	8005984 <sbrk_aligned>
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d03a      	beq.n	8005ab2 <_malloc_r+0xea>
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	442b      	add	r3, r5
 8005a40:	6023      	str	r3, [r4, #0]
 8005a42:	f8d8 3000 	ldr.w	r3, [r8]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	bb62      	cbnz	r2, 8005aa4 <_malloc_r+0xdc>
 8005a4a:	f8c8 7000 	str.w	r7, [r8]
 8005a4e:	e00f      	b.n	8005a70 <_malloc_r+0xa8>
 8005a50:	6822      	ldr	r2, [r4, #0]
 8005a52:	1b52      	subs	r2, r2, r5
 8005a54:	d420      	bmi.n	8005a98 <_malloc_r+0xd0>
 8005a56:	2a0b      	cmp	r2, #11
 8005a58:	d917      	bls.n	8005a8a <_malloc_r+0xc2>
 8005a5a:	1961      	adds	r1, r4, r5
 8005a5c:	42a3      	cmp	r3, r4
 8005a5e:	6025      	str	r5, [r4, #0]
 8005a60:	bf18      	it	ne
 8005a62:	6059      	strne	r1, [r3, #4]
 8005a64:	6863      	ldr	r3, [r4, #4]
 8005a66:	bf08      	it	eq
 8005a68:	f8c8 1000 	streq.w	r1, [r8]
 8005a6c:	5162      	str	r2, [r4, r5]
 8005a6e:	604b      	str	r3, [r1, #4]
 8005a70:	4630      	mov	r0, r6
 8005a72:	f000 f82f 	bl	8005ad4 <__malloc_unlock>
 8005a76:	f104 000b 	add.w	r0, r4, #11
 8005a7a:	1d23      	adds	r3, r4, #4
 8005a7c:	f020 0007 	bic.w	r0, r0, #7
 8005a80:	1ac2      	subs	r2, r0, r3
 8005a82:	bf1c      	itt	ne
 8005a84:	1a1b      	subne	r3, r3, r0
 8005a86:	50a3      	strne	r3, [r4, r2]
 8005a88:	e7af      	b.n	80059ea <_malloc_r+0x22>
 8005a8a:	6862      	ldr	r2, [r4, #4]
 8005a8c:	42a3      	cmp	r3, r4
 8005a8e:	bf0c      	ite	eq
 8005a90:	f8c8 2000 	streq.w	r2, [r8]
 8005a94:	605a      	strne	r2, [r3, #4]
 8005a96:	e7eb      	b.n	8005a70 <_malloc_r+0xa8>
 8005a98:	4623      	mov	r3, r4
 8005a9a:	6864      	ldr	r4, [r4, #4]
 8005a9c:	e7ae      	b.n	80059fc <_malloc_r+0x34>
 8005a9e:	463c      	mov	r4, r7
 8005aa0:	687f      	ldr	r7, [r7, #4]
 8005aa2:	e7b6      	b.n	8005a12 <_malloc_r+0x4a>
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	42a3      	cmp	r3, r4
 8005aaa:	d1fb      	bne.n	8005aa4 <_malloc_r+0xdc>
 8005aac:	2300      	movs	r3, #0
 8005aae:	6053      	str	r3, [r2, #4]
 8005ab0:	e7de      	b.n	8005a70 <_malloc_r+0xa8>
 8005ab2:	230c      	movs	r3, #12
 8005ab4:	4630      	mov	r0, r6
 8005ab6:	6033      	str	r3, [r6, #0]
 8005ab8:	f000 f80c 	bl	8005ad4 <__malloc_unlock>
 8005abc:	e794      	b.n	80059e8 <_malloc_r+0x20>
 8005abe:	6005      	str	r5, [r0, #0]
 8005ac0:	e7d6      	b.n	8005a70 <_malloc_r+0xa8>
 8005ac2:	bf00      	nop
 8005ac4:	20003720 	.word	0x20003720

08005ac8 <__malloc_lock>:
 8005ac8:	4801      	ldr	r0, [pc, #4]	@ (8005ad0 <__malloc_lock+0x8>)
 8005aca:	f7ff bf02 	b.w	80058d2 <__retarget_lock_acquire_recursive>
 8005ace:	bf00      	nop
 8005ad0:	20003718 	.word	0x20003718

08005ad4 <__malloc_unlock>:
 8005ad4:	4801      	ldr	r0, [pc, #4]	@ (8005adc <__malloc_unlock+0x8>)
 8005ad6:	f7ff befd 	b.w	80058d4 <__retarget_lock_release_recursive>
 8005ada:	bf00      	nop
 8005adc:	20003718 	.word	0x20003718

08005ae0 <__sfputc_r>:
 8005ae0:	6893      	ldr	r3, [r2, #8]
 8005ae2:	b410      	push	{r4}
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	6093      	str	r3, [r2, #8]
 8005aea:	da07      	bge.n	8005afc <__sfputc_r+0x1c>
 8005aec:	6994      	ldr	r4, [r2, #24]
 8005aee:	42a3      	cmp	r3, r4
 8005af0:	db01      	blt.n	8005af6 <__sfputc_r+0x16>
 8005af2:	290a      	cmp	r1, #10
 8005af4:	d102      	bne.n	8005afc <__sfputc_r+0x1c>
 8005af6:	bc10      	pop	{r4}
 8005af8:	f7ff bddd 	b.w	80056b6 <__swbuf_r>
 8005afc:	6813      	ldr	r3, [r2, #0]
 8005afe:	1c58      	adds	r0, r3, #1
 8005b00:	6010      	str	r0, [r2, #0]
 8005b02:	7019      	strb	r1, [r3, #0]
 8005b04:	4608      	mov	r0, r1
 8005b06:	bc10      	pop	{r4}
 8005b08:	4770      	bx	lr

08005b0a <__sfputs_r>:
 8005b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0c:	4606      	mov	r6, r0
 8005b0e:	460f      	mov	r7, r1
 8005b10:	4614      	mov	r4, r2
 8005b12:	18d5      	adds	r5, r2, r3
 8005b14:	42ac      	cmp	r4, r5
 8005b16:	d101      	bne.n	8005b1c <__sfputs_r+0x12>
 8005b18:	2000      	movs	r0, #0
 8005b1a:	e007      	b.n	8005b2c <__sfputs_r+0x22>
 8005b1c:	463a      	mov	r2, r7
 8005b1e:	4630      	mov	r0, r6
 8005b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b24:	f7ff ffdc 	bl	8005ae0 <__sfputc_r>
 8005b28:	1c43      	adds	r3, r0, #1
 8005b2a:	d1f3      	bne.n	8005b14 <__sfputs_r+0xa>
 8005b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b30 <_vfiprintf_r>:
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	460d      	mov	r5, r1
 8005b36:	4614      	mov	r4, r2
 8005b38:	4698      	mov	r8, r3
 8005b3a:	4606      	mov	r6, r0
 8005b3c:	b09d      	sub	sp, #116	@ 0x74
 8005b3e:	b118      	cbz	r0, 8005b48 <_vfiprintf_r+0x18>
 8005b40:	6a03      	ldr	r3, [r0, #32]
 8005b42:	b90b      	cbnz	r3, 8005b48 <_vfiprintf_r+0x18>
 8005b44:	f7ff fcce 	bl	80054e4 <__sinit>
 8005b48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b4a:	07d9      	lsls	r1, r3, #31
 8005b4c:	d405      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b4e:	89ab      	ldrh	r3, [r5, #12]
 8005b50:	059a      	lsls	r2, r3, #22
 8005b52:	d402      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b56:	f7ff febc 	bl	80058d2 <__retarget_lock_acquire_recursive>
 8005b5a:	89ab      	ldrh	r3, [r5, #12]
 8005b5c:	071b      	lsls	r3, r3, #28
 8005b5e:	d501      	bpl.n	8005b64 <_vfiprintf_r+0x34>
 8005b60:	692b      	ldr	r3, [r5, #16]
 8005b62:	b99b      	cbnz	r3, 8005b8c <_vfiprintf_r+0x5c>
 8005b64:	4629      	mov	r1, r5
 8005b66:	4630      	mov	r0, r6
 8005b68:	f7ff fde4 	bl	8005734 <__swsetup_r>
 8005b6c:	b170      	cbz	r0, 8005b8c <_vfiprintf_r+0x5c>
 8005b6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b70:	07dc      	lsls	r4, r3, #31
 8005b72:	d504      	bpl.n	8005b7e <_vfiprintf_r+0x4e>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b78:	b01d      	add	sp, #116	@ 0x74
 8005b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7e:	89ab      	ldrh	r3, [r5, #12]
 8005b80:	0598      	lsls	r0, r3, #22
 8005b82:	d4f7      	bmi.n	8005b74 <_vfiprintf_r+0x44>
 8005b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b86:	f7ff fea5 	bl	80058d4 <__retarget_lock_release_recursive>
 8005b8a:	e7f3      	b.n	8005b74 <_vfiprintf_r+0x44>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b90:	2320      	movs	r3, #32
 8005b92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b96:	2330      	movs	r3, #48	@ 0x30
 8005b98:	f04f 0901 	mov.w	r9, #1
 8005b9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ba0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005d4c <_vfiprintf_r+0x21c>
 8005ba4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ba8:	4623      	mov	r3, r4
 8005baa:	469a      	mov	sl, r3
 8005bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb0:	b10a      	cbz	r2, 8005bb6 <_vfiprintf_r+0x86>
 8005bb2:	2a25      	cmp	r2, #37	@ 0x25
 8005bb4:	d1f9      	bne.n	8005baa <_vfiprintf_r+0x7a>
 8005bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bba:	d00b      	beq.n	8005bd4 <_vfiprintf_r+0xa4>
 8005bbc:	465b      	mov	r3, fp
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	f7ff ffa1 	bl	8005b0a <__sfputs_r>
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f000 80a7 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bd0:	445a      	add	r2, fp
 8005bd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 809f 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bde:	2300      	movs	r3, #0
 8005be0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005be8:	f10a 0a01 	add.w	sl, sl, #1
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bf6:	4654      	mov	r4, sl
 8005bf8:	2205      	movs	r2, #5
 8005bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bfe:	4853      	ldr	r0, [pc, #332]	@ (8005d4c <_vfiprintf_r+0x21c>)
 8005c00:	f000 fb7a 	bl	80062f8 <memchr>
 8005c04:	9a04      	ldr	r2, [sp, #16]
 8005c06:	b9d8      	cbnz	r0, 8005c40 <_vfiprintf_r+0x110>
 8005c08:	06d1      	lsls	r1, r2, #27
 8005c0a:	bf44      	itt	mi
 8005c0c:	2320      	movmi	r3, #32
 8005c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c12:	0713      	lsls	r3, r2, #28
 8005c14:	bf44      	itt	mi
 8005c16:	232b      	movmi	r3, #43	@ 0x2b
 8005c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c20:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c22:	d015      	beq.n	8005c50 <_vfiprintf_r+0x120>
 8005c24:	4654      	mov	r4, sl
 8005c26:	2000      	movs	r0, #0
 8005c28:	f04f 0c0a 	mov.w	ip, #10
 8005c2c:	9a07      	ldr	r2, [sp, #28]
 8005c2e:	4621      	mov	r1, r4
 8005c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c34:	3b30      	subs	r3, #48	@ 0x30
 8005c36:	2b09      	cmp	r3, #9
 8005c38:	d94b      	bls.n	8005cd2 <_vfiprintf_r+0x1a2>
 8005c3a:	b1b0      	cbz	r0, 8005c6a <_vfiprintf_r+0x13a>
 8005c3c:	9207      	str	r2, [sp, #28]
 8005c3e:	e014      	b.n	8005c6a <_vfiprintf_r+0x13a>
 8005c40:	eba0 0308 	sub.w	r3, r0, r8
 8005c44:	fa09 f303 	lsl.w	r3, r9, r3
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	46a2      	mov	sl, r4
 8005c4c:	9304      	str	r3, [sp, #16]
 8005c4e:	e7d2      	b.n	8005bf6 <_vfiprintf_r+0xc6>
 8005c50:	9b03      	ldr	r3, [sp, #12]
 8005c52:	1d19      	adds	r1, r3, #4
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	9103      	str	r1, [sp, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bfbb      	ittet	lt
 8005c5c:	425b      	neglt	r3, r3
 8005c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c62:	9307      	strge	r3, [sp, #28]
 8005c64:	9307      	strlt	r3, [sp, #28]
 8005c66:	bfb8      	it	lt
 8005c68:	9204      	strlt	r2, [sp, #16]
 8005c6a:	7823      	ldrb	r3, [r4, #0]
 8005c6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c6e:	d10a      	bne.n	8005c86 <_vfiprintf_r+0x156>
 8005c70:	7863      	ldrb	r3, [r4, #1]
 8005c72:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c74:	d132      	bne.n	8005cdc <_vfiprintf_r+0x1ac>
 8005c76:	9b03      	ldr	r3, [sp, #12]
 8005c78:	3402      	adds	r4, #2
 8005c7a:	1d1a      	adds	r2, r3, #4
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	9203      	str	r2, [sp, #12]
 8005c80:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c84:	9305      	str	r3, [sp, #20]
 8005c86:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005d50 <_vfiprintf_r+0x220>
 8005c8a:	2203      	movs	r2, #3
 8005c8c:	4650      	mov	r0, sl
 8005c8e:	7821      	ldrb	r1, [r4, #0]
 8005c90:	f000 fb32 	bl	80062f8 <memchr>
 8005c94:	b138      	cbz	r0, 8005ca6 <_vfiprintf_r+0x176>
 8005c96:	2240      	movs	r2, #64	@ 0x40
 8005c98:	9b04      	ldr	r3, [sp, #16]
 8005c9a:	eba0 000a 	sub.w	r0, r0, sl
 8005c9e:	4082      	lsls	r2, r0
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	3401      	adds	r4, #1
 8005ca4:	9304      	str	r3, [sp, #16]
 8005ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005caa:	2206      	movs	r2, #6
 8005cac:	4829      	ldr	r0, [pc, #164]	@ (8005d54 <_vfiprintf_r+0x224>)
 8005cae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cb2:	f000 fb21 	bl	80062f8 <memchr>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d03f      	beq.n	8005d3a <_vfiprintf_r+0x20a>
 8005cba:	4b27      	ldr	r3, [pc, #156]	@ (8005d58 <_vfiprintf_r+0x228>)
 8005cbc:	bb1b      	cbnz	r3, 8005d06 <_vfiprintf_r+0x1d6>
 8005cbe:	9b03      	ldr	r3, [sp, #12]
 8005cc0:	3307      	adds	r3, #7
 8005cc2:	f023 0307 	bic.w	r3, r3, #7
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	9303      	str	r3, [sp, #12]
 8005cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ccc:	443b      	add	r3, r7
 8005cce:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cd0:	e76a      	b.n	8005ba8 <_vfiprintf_r+0x78>
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	2001      	movs	r0, #1
 8005cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cda:	e7a8      	b.n	8005c2e <_vfiprintf_r+0xfe>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f04f 0c0a 	mov.w	ip, #10
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	3401      	adds	r4, #1
 8005ce6:	9305      	str	r3, [sp, #20]
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cee:	3a30      	subs	r2, #48	@ 0x30
 8005cf0:	2a09      	cmp	r2, #9
 8005cf2:	d903      	bls.n	8005cfc <_vfiprintf_r+0x1cc>
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0c6      	beq.n	8005c86 <_vfiprintf_r+0x156>
 8005cf8:	9105      	str	r1, [sp, #20]
 8005cfa:	e7c4      	b.n	8005c86 <_vfiprintf_r+0x156>
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	2301      	movs	r3, #1
 8005d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d04:	e7f0      	b.n	8005ce8 <_vfiprintf_r+0x1b8>
 8005d06:	ab03      	add	r3, sp, #12
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	462a      	mov	r2, r5
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	4b13      	ldr	r3, [pc, #76]	@ (8005d5c <_vfiprintf_r+0x22c>)
 8005d10:	a904      	add	r1, sp, #16
 8005d12:	f3af 8000 	nop.w
 8005d16:	4607      	mov	r7, r0
 8005d18:	1c78      	adds	r0, r7, #1
 8005d1a:	d1d6      	bne.n	8005cca <_vfiprintf_r+0x19a>
 8005d1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d1e:	07d9      	lsls	r1, r3, #31
 8005d20:	d405      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d22:	89ab      	ldrh	r3, [r5, #12]
 8005d24:	059a      	lsls	r2, r3, #22
 8005d26:	d402      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d2a:	f7ff fdd3 	bl	80058d4 <__retarget_lock_release_recursive>
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	065b      	lsls	r3, r3, #25
 8005d32:	f53f af1f 	bmi.w	8005b74 <_vfiprintf_r+0x44>
 8005d36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d38:	e71e      	b.n	8005b78 <_vfiprintf_r+0x48>
 8005d3a:	ab03      	add	r3, sp, #12
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	462a      	mov	r2, r5
 8005d40:	4630      	mov	r0, r6
 8005d42:	4b06      	ldr	r3, [pc, #24]	@ (8005d5c <_vfiprintf_r+0x22c>)
 8005d44:	a904      	add	r1, sp, #16
 8005d46:	f000 f87d 	bl	8005e44 <_printf_i>
 8005d4a:	e7e4      	b.n	8005d16 <_vfiprintf_r+0x1e6>
 8005d4c:	0800647e 	.word	0x0800647e
 8005d50:	08006484 	.word	0x08006484
 8005d54:	08006488 	.word	0x08006488
 8005d58:	00000000 	.word	0x00000000
 8005d5c:	08005b0b 	.word	0x08005b0b

08005d60 <_printf_common>:
 8005d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d64:	4616      	mov	r6, r2
 8005d66:	4698      	mov	r8, r3
 8005d68:	688a      	ldr	r2, [r1, #8]
 8005d6a:	690b      	ldr	r3, [r1, #16]
 8005d6c:	4607      	mov	r7, r0
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	bfb8      	it	lt
 8005d72:	4613      	movlt	r3, r2
 8005d74:	6033      	str	r3, [r6, #0]
 8005d76:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d80:	b10a      	cbz	r2, 8005d86 <_printf_common+0x26>
 8005d82:	3301      	adds	r3, #1
 8005d84:	6033      	str	r3, [r6, #0]
 8005d86:	6823      	ldr	r3, [r4, #0]
 8005d88:	0699      	lsls	r1, r3, #26
 8005d8a:	bf42      	ittt	mi
 8005d8c:	6833      	ldrmi	r3, [r6, #0]
 8005d8e:	3302      	addmi	r3, #2
 8005d90:	6033      	strmi	r3, [r6, #0]
 8005d92:	6825      	ldr	r5, [r4, #0]
 8005d94:	f015 0506 	ands.w	r5, r5, #6
 8005d98:	d106      	bne.n	8005da8 <_printf_common+0x48>
 8005d9a:	f104 0a19 	add.w	sl, r4, #25
 8005d9e:	68e3      	ldr	r3, [r4, #12]
 8005da0:	6832      	ldr	r2, [r6, #0]
 8005da2:	1a9b      	subs	r3, r3, r2
 8005da4:	42ab      	cmp	r3, r5
 8005da6:	dc2b      	bgt.n	8005e00 <_printf_common+0xa0>
 8005da8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005dac:	6822      	ldr	r2, [r4, #0]
 8005dae:	3b00      	subs	r3, #0
 8005db0:	bf18      	it	ne
 8005db2:	2301      	movne	r3, #1
 8005db4:	0692      	lsls	r2, r2, #26
 8005db6:	d430      	bmi.n	8005e1a <_printf_common+0xba>
 8005db8:	4641      	mov	r1, r8
 8005dba:	4638      	mov	r0, r7
 8005dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dc0:	47c8      	blx	r9
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	d023      	beq.n	8005e0e <_printf_common+0xae>
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	6922      	ldr	r2, [r4, #16]
 8005dca:	f003 0306 	and.w	r3, r3, #6
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	bf14      	ite	ne
 8005dd2:	2500      	movne	r5, #0
 8005dd4:	6833      	ldreq	r3, [r6, #0]
 8005dd6:	f04f 0600 	mov.w	r6, #0
 8005dda:	bf08      	it	eq
 8005ddc:	68e5      	ldreq	r5, [r4, #12]
 8005dde:	f104 041a 	add.w	r4, r4, #26
 8005de2:	bf08      	it	eq
 8005de4:	1aed      	subeq	r5, r5, r3
 8005de6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005dea:	bf08      	it	eq
 8005dec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005df0:	4293      	cmp	r3, r2
 8005df2:	bfc4      	itt	gt
 8005df4:	1a9b      	subgt	r3, r3, r2
 8005df6:	18ed      	addgt	r5, r5, r3
 8005df8:	42b5      	cmp	r5, r6
 8005dfa:	d11a      	bne.n	8005e32 <_printf_common+0xd2>
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	e008      	b.n	8005e12 <_printf_common+0xb2>
 8005e00:	2301      	movs	r3, #1
 8005e02:	4652      	mov	r2, sl
 8005e04:	4641      	mov	r1, r8
 8005e06:	4638      	mov	r0, r7
 8005e08:	47c8      	blx	r9
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	d103      	bne.n	8005e16 <_printf_common+0xb6>
 8005e0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e16:	3501      	adds	r5, #1
 8005e18:	e7c1      	b.n	8005d9e <_printf_common+0x3e>
 8005e1a:	2030      	movs	r0, #48	@ 0x30
 8005e1c:	18e1      	adds	r1, r4, r3
 8005e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e28:	4422      	add	r2, r4
 8005e2a:	3302      	adds	r3, #2
 8005e2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e30:	e7c2      	b.n	8005db8 <_printf_common+0x58>
 8005e32:	2301      	movs	r3, #1
 8005e34:	4622      	mov	r2, r4
 8005e36:	4641      	mov	r1, r8
 8005e38:	4638      	mov	r0, r7
 8005e3a:	47c8      	blx	r9
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d0e6      	beq.n	8005e0e <_printf_common+0xae>
 8005e40:	3601      	adds	r6, #1
 8005e42:	e7d9      	b.n	8005df8 <_printf_common+0x98>

08005e44 <_printf_i>:
 8005e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e48:	7e0f      	ldrb	r7, [r1, #24]
 8005e4a:	4691      	mov	r9, r2
 8005e4c:	2f78      	cmp	r7, #120	@ 0x78
 8005e4e:	4680      	mov	r8, r0
 8005e50:	460c      	mov	r4, r1
 8005e52:	469a      	mov	sl, r3
 8005e54:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e5a:	d807      	bhi.n	8005e6c <_printf_i+0x28>
 8005e5c:	2f62      	cmp	r7, #98	@ 0x62
 8005e5e:	d80a      	bhi.n	8005e76 <_printf_i+0x32>
 8005e60:	2f00      	cmp	r7, #0
 8005e62:	f000 80d1 	beq.w	8006008 <_printf_i+0x1c4>
 8005e66:	2f58      	cmp	r7, #88	@ 0x58
 8005e68:	f000 80b8 	beq.w	8005fdc <_printf_i+0x198>
 8005e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e74:	e03a      	b.n	8005eec <_printf_i+0xa8>
 8005e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e7a:	2b15      	cmp	r3, #21
 8005e7c:	d8f6      	bhi.n	8005e6c <_printf_i+0x28>
 8005e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8005e84 <_printf_i+0x40>)
 8005e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e84:	08005edd 	.word	0x08005edd
 8005e88:	08005ef1 	.word	0x08005ef1
 8005e8c:	08005e6d 	.word	0x08005e6d
 8005e90:	08005e6d 	.word	0x08005e6d
 8005e94:	08005e6d 	.word	0x08005e6d
 8005e98:	08005e6d 	.word	0x08005e6d
 8005e9c:	08005ef1 	.word	0x08005ef1
 8005ea0:	08005e6d 	.word	0x08005e6d
 8005ea4:	08005e6d 	.word	0x08005e6d
 8005ea8:	08005e6d 	.word	0x08005e6d
 8005eac:	08005e6d 	.word	0x08005e6d
 8005eb0:	08005fef 	.word	0x08005fef
 8005eb4:	08005f1b 	.word	0x08005f1b
 8005eb8:	08005fa9 	.word	0x08005fa9
 8005ebc:	08005e6d 	.word	0x08005e6d
 8005ec0:	08005e6d 	.word	0x08005e6d
 8005ec4:	08006011 	.word	0x08006011
 8005ec8:	08005e6d 	.word	0x08005e6d
 8005ecc:	08005f1b 	.word	0x08005f1b
 8005ed0:	08005e6d 	.word	0x08005e6d
 8005ed4:	08005e6d 	.word	0x08005e6d
 8005ed8:	08005fb1 	.word	0x08005fb1
 8005edc:	6833      	ldr	r3, [r6, #0]
 8005ede:	1d1a      	adds	r2, r3, #4
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	6032      	str	r2, [r6, #0]
 8005ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005eec:	2301      	movs	r3, #1
 8005eee:	e09c      	b.n	800602a <_printf_i+0x1e6>
 8005ef0:	6833      	ldr	r3, [r6, #0]
 8005ef2:	6820      	ldr	r0, [r4, #0]
 8005ef4:	1d19      	adds	r1, r3, #4
 8005ef6:	6031      	str	r1, [r6, #0]
 8005ef8:	0606      	lsls	r6, r0, #24
 8005efa:	d501      	bpl.n	8005f00 <_printf_i+0xbc>
 8005efc:	681d      	ldr	r5, [r3, #0]
 8005efe:	e003      	b.n	8005f08 <_printf_i+0xc4>
 8005f00:	0645      	lsls	r5, r0, #25
 8005f02:	d5fb      	bpl.n	8005efc <_printf_i+0xb8>
 8005f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f08:	2d00      	cmp	r5, #0
 8005f0a:	da03      	bge.n	8005f14 <_printf_i+0xd0>
 8005f0c:	232d      	movs	r3, #45	@ 0x2d
 8005f0e:	426d      	negs	r5, r5
 8005f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f14:	230a      	movs	r3, #10
 8005f16:	4858      	ldr	r0, [pc, #352]	@ (8006078 <_printf_i+0x234>)
 8005f18:	e011      	b.n	8005f3e <_printf_i+0xfa>
 8005f1a:	6821      	ldr	r1, [r4, #0]
 8005f1c:	6833      	ldr	r3, [r6, #0]
 8005f1e:	0608      	lsls	r0, r1, #24
 8005f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f24:	d402      	bmi.n	8005f2c <_printf_i+0xe8>
 8005f26:	0649      	lsls	r1, r1, #25
 8005f28:	bf48      	it	mi
 8005f2a:	b2ad      	uxthmi	r5, r5
 8005f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f2e:	6033      	str	r3, [r6, #0]
 8005f30:	bf14      	ite	ne
 8005f32:	230a      	movne	r3, #10
 8005f34:	2308      	moveq	r3, #8
 8005f36:	4850      	ldr	r0, [pc, #320]	@ (8006078 <_printf_i+0x234>)
 8005f38:	2100      	movs	r1, #0
 8005f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f3e:	6866      	ldr	r6, [r4, #4]
 8005f40:	2e00      	cmp	r6, #0
 8005f42:	60a6      	str	r6, [r4, #8]
 8005f44:	db05      	blt.n	8005f52 <_printf_i+0x10e>
 8005f46:	6821      	ldr	r1, [r4, #0]
 8005f48:	432e      	orrs	r6, r5
 8005f4a:	f021 0104 	bic.w	r1, r1, #4
 8005f4e:	6021      	str	r1, [r4, #0]
 8005f50:	d04b      	beq.n	8005fea <_printf_i+0x1a6>
 8005f52:	4616      	mov	r6, r2
 8005f54:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f58:	fb03 5711 	mls	r7, r3, r1, r5
 8005f5c:	5dc7      	ldrb	r7, [r0, r7]
 8005f5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f62:	462f      	mov	r7, r5
 8005f64:	42bb      	cmp	r3, r7
 8005f66:	460d      	mov	r5, r1
 8005f68:	d9f4      	bls.n	8005f54 <_printf_i+0x110>
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d10b      	bne.n	8005f86 <_printf_i+0x142>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	07df      	lsls	r7, r3, #31
 8005f72:	d508      	bpl.n	8005f86 <_printf_i+0x142>
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	6861      	ldr	r1, [r4, #4]
 8005f78:	4299      	cmp	r1, r3
 8005f7a:	bfde      	ittt	le
 8005f7c:	2330      	movle	r3, #48	@ 0x30
 8005f7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f82:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f86:	1b92      	subs	r2, r2, r6
 8005f88:	6122      	str	r2, [r4, #16]
 8005f8a:	464b      	mov	r3, r9
 8005f8c:	4621      	mov	r1, r4
 8005f8e:	4640      	mov	r0, r8
 8005f90:	f8cd a000 	str.w	sl, [sp]
 8005f94:	aa03      	add	r2, sp, #12
 8005f96:	f7ff fee3 	bl	8005d60 <_printf_common>
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d14a      	bne.n	8006034 <_printf_i+0x1f0>
 8005f9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fa2:	b004      	add	sp, #16
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	f043 0320 	orr.w	r3, r3, #32
 8005fae:	6023      	str	r3, [r4, #0]
 8005fb0:	2778      	movs	r7, #120	@ 0x78
 8005fb2:	4832      	ldr	r0, [pc, #200]	@ (800607c <_printf_i+0x238>)
 8005fb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	6831      	ldr	r1, [r6, #0]
 8005fbc:	061f      	lsls	r7, r3, #24
 8005fbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fc2:	d402      	bmi.n	8005fca <_printf_i+0x186>
 8005fc4:	065f      	lsls	r7, r3, #25
 8005fc6:	bf48      	it	mi
 8005fc8:	b2ad      	uxthmi	r5, r5
 8005fca:	6031      	str	r1, [r6, #0]
 8005fcc:	07d9      	lsls	r1, r3, #31
 8005fce:	bf44      	itt	mi
 8005fd0:	f043 0320 	orrmi.w	r3, r3, #32
 8005fd4:	6023      	strmi	r3, [r4, #0]
 8005fd6:	b11d      	cbz	r5, 8005fe0 <_printf_i+0x19c>
 8005fd8:	2310      	movs	r3, #16
 8005fda:	e7ad      	b.n	8005f38 <_printf_i+0xf4>
 8005fdc:	4826      	ldr	r0, [pc, #152]	@ (8006078 <_printf_i+0x234>)
 8005fde:	e7e9      	b.n	8005fb4 <_printf_i+0x170>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	f023 0320 	bic.w	r3, r3, #32
 8005fe6:	6023      	str	r3, [r4, #0]
 8005fe8:	e7f6      	b.n	8005fd8 <_printf_i+0x194>
 8005fea:	4616      	mov	r6, r2
 8005fec:	e7bd      	b.n	8005f6a <_printf_i+0x126>
 8005fee:	6833      	ldr	r3, [r6, #0]
 8005ff0:	6825      	ldr	r5, [r4, #0]
 8005ff2:	1d18      	adds	r0, r3, #4
 8005ff4:	6961      	ldr	r1, [r4, #20]
 8005ff6:	6030      	str	r0, [r6, #0]
 8005ff8:	062e      	lsls	r6, r5, #24
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	d501      	bpl.n	8006002 <_printf_i+0x1be>
 8005ffe:	6019      	str	r1, [r3, #0]
 8006000:	e002      	b.n	8006008 <_printf_i+0x1c4>
 8006002:	0668      	lsls	r0, r5, #25
 8006004:	d5fb      	bpl.n	8005ffe <_printf_i+0x1ba>
 8006006:	8019      	strh	r1, [r3, #0]
 8006008:	2300      	movs	r3, #0
 800600a:	4616      	mov	r6, r2
 800600c:	6123      	str	r3, [r4, #16]
 800600e:	e7bc      	b.n	8005f8a <_printf_i+0x146>
 8006010:	6833      	ldr	r3, [r6, #0]
 8006012:	2100      	movs	r1, #0
 8006014:	1d1a      	adds	r2, r3, #4
 8006016:	6032      	str	r2, [r6, #0]
 8006018:	681e      	ldr	r6, [r3, #0]
 800601a:	6862      	ldr	r2, [r4, #4]
 800601c:	4630      	mov	r0, r6
 800601e:	f000 f96b 	bl	80062f8 <memchr>
 8006022:	b108      	cbz	r0, 8006028 <_printf_i+0x1e4>
 8006024:	1b80      	subs	r0, r0, r6
 8006026:	6060      	str	r0, [r4, #4]
 8006028:	6863      	ldr	r3, [r4, #4]
 800602a:	6123      	str	r3, [r4, #16]
 800602c:	2300      	movs	r3, #0
 800602e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006032:	e7aa      	b.n	8005f8a <_printf_i+0x146>
 8006034:	4632      	mov	r2, r6
 8006036:	4649      	mov	r1, r9
 8006038:	4640      	mov	r0, r8
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	47d0      	blx	sl
 800603e:	3001      	adds	r0, #1
 8006040:	d0ad      	beq.n	8005f9e <_printf_i+0x15a>
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	079b      	lsls	r3, r3, #30
 8006046:	d413      	bmi.n	8006070 <_printf_i+0x22c>
 8006048:	68e0      	ldr	r0, [r4, #12]
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	4298      	cmp	r0, r3
 800604e:	bfb8      	it	lt
 8006050:	4618      	movlt	r0, r3
 8006052:	e7a6      	b.n	8005fa2 <_printf_i+0x15e>
 8006054:	2301      	movs	r3, #1
 8006056:	4632      	mov	r2, r6
 8006058:	4649      	mov	r1, r9
 800605a:	4640      	mov	r0, r8
 800605c:	47d0      	blx	sl
 800605e:	3001      	adds	r0, #1
 8006060:	d09d      	beq.n	8005f9e <_printf_i+0x15a>
 8006062:	3501      	adds	r5, #1
 8006064:	68e3      	ldr	r3, [r4, #12]
 8006066:	9903      	ldr	r1, [sp, #12]
 8006068:	1a5b      	subs	r3, r3, r1
 800606a:	42ab      	cmp	r3, r5
 800606c:	dcf2      	bgt.n	8006054 <_printf_i+0x210>
 800606e:	e7eb      	b.n	8006048 <_printf_i+0x204>
 8006070:	2500      	movs	r5, #0
 8006072:	f104 0619 	add.w	r6, r4, #25
 8006076:	e7f5      	b.n	8006064 <_printf_i+0x220>
 8006078:	0800648f 	.word	0x0800648f
 800607c:	080064a0 	.word	0x080064a0

08006080 <__sflush_r>:
 8006080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006086:	0716      	lsls	r6, r2, #28
 8006088:	4605      	mov	r5, r0
 800608a:	460c      	mov	r4, r1
 800608c:	d454      	bmi.n	8006138 <__sflush_r+0xb8>
 800608e:	684b      	ldr	r3, [r1, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	dc02      	bgt.n	800609a <__sflush_r+0x1a>
 8006094:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006096:	2b00      	cmp	r3, #0
 8006098:	dd48      	ble.n	800612c <__sflush_r+0xac>
 800609a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800609c:	2e00      	cmp	r6, #0
 800609e:	d045      	beq.n	800612c <__sflush_r+0xac>
 80060a0:	2300      	movs	r3, #0
 80060a2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060a6:	682f      	ldr	r7, [r5, #0]
 80060a8:	6a21      	ldr	r1, [r4, #32]
 80060aa:	602b      	str	r3, [r5, #0]
 80060ac:	d030      	beq.n	8006110 <__sflush_r+0x90>
 80060ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	0759      	lsls	r1, r3, #29
 80060b4:	d505      	bpl.n	80060c2 <__sflush_r+0x42>
 80060b6:	6863      	ldr	r3, [r4, #4]
 80060b8:	1ad2      	subs	r2, r2, r3
 80060ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060bc:	b10b      	cbz	r3, 80060c2 <__sflush_r+0x42>
 80060be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060c0:	1ad2      	subs	r2, r2, r3
 80060c2:	2300      	movs	r3, #0
 80060c4:	4628      	mov	r0, r5
 80060c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060c8:	6a21      	ldr	r1, [r4, #32]
 80060ca:	47b0      	blx	r6
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	89a3      	ldrh	r3, [r4, #12]
 80060d0:	d106      	bne.n	80060e0 <__sflush_r+0x60>
 80060d2:	6829      	ldr	r1, [r5, #0]
 80060d4:	291d      	cmp	r1, #29
 80060d6:	d82b      	bhi.n	8006130 <__sflush_r+0xb0>
 80060d8:	4a28      	ldr	r2, [pc, #160]	@ (800617c <__sflush_r+0xfc>)
 80060da:	40ca      	lsrs	r2, r1
 80060dc:	07d6      	lsls	r6, r2, #31
 80060de:	d527      	bpl.n	8006130 <__sflush_r+0xb0>
 80060e0:	2200      	movs	r2, #0
 80060e2:	6062      	str	r2, [r4, #4]
 80060e4:	6922      	ldr	r2, [r4, #16]
 80060e6:	04d9      	lsls	r1, r3, #19
 80060e8:	6022      	str	r2, [r4, #0]
 80060ea:	d504      	bpl.n	80060f6 <__sflush_r+0x76>
 80060ec:	1c42      	adds	r2, r0, #1
 80060ee:	d101      	bne.n	80060f4 <__sflush_r+0x74>
 80060f0:	682b      	ldr	r3, [r5, #0]
 80060f2:	b903      	cbnz	r3, 80060f6 <__sflush_r+0x76>
 80060f4:	6560      	str	r0, [r4, #84]	@ 0x54
 80060f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060f8:	602f      	str	r7, [r5, #0]
 80060fa:	b1b9      	cbz	r1, 800612c <__sflush_r+0xac>
 80060fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006100:	4299      	cmp	r1, r3
 8006102:	d002      	beq.n	800610a <__sflush_r+0x8a>
 8006104:	4628      	mov	r0, r5
 8006106:	f7ff fbf5 	bl	80058f4 <_free_r>
 800610a:	2300      	movs	r3, #0
 800610c:	6363      	str	r3, [r4, #52]	@ 0x34
 800610e:	e00d      	b.n	800612c <__sflush_r+0xac>
 8006110:	2301      	movs	r3, #1
 8006112:	4628      	mov	r0, r5
 8006114:	47b0      	blx	r6
 8006116:	4602      	mov	r2, r0
 8006118:	1c50      	adds	r0, r2, #1
 800611a:	d1c9      	bne.n	80060b0 <__sflush_r+0x30>
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0c6      	beq.n	80060b0 <__sflush_r+0x30>
 8006122:	2b1d      	cmp	r3, #29
 8006124:	d001      	beq.n	800612a <__sflush_r+0xaa>
 8006126:	2b16      	cmp	r3, #22
 8006128:	d11d      	bne.n	8006166 <__sflush_r+0xe6>
 800612a:	602f      	str	r7, [r5, #0]
 800612c:	2000      	movs	r0, #0
 800612e:	e021      	b.n	8006174 <__sflush_r+0xf4>
 8006130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006134:	b21b      	sxth	r3, r3
 8006136:	e01a      	b.n	800616e <__sflush_r+0xee>
 8006138:	690f      	ldr	r7, [r1, #16]
 800613a:	2f00      	cmp	r7, #0
 800613c:	d0f6      	beq.n	800612c <__sflush_r+0xac>
 800613e:	0793      	lsls	r3, r2, #30
 8006140:	bf18      	it	ne
 8006142:	2300      	movne	r3, #0
 8006144:	680e      	ldr	r6, [r1, #0]
 8006146:	bf08      	it	eq
 8006148:	694b      	ldreq	r3, [r1, #20]
 800614a:	1bf6      	subs	r6, r6, r7
 800614c:	600f      	str	r7, [r1, #0]
 800614e:	608b      	str	r3, [r1, #8]
 8006150:	2e00      	cmp	r6, #0
 8006152:	ddeb      	ble.n	800612c <__sflush_r+0xac>
 8006154:	4633      	mov	r3, r6
 8006156:	463a      	mov	r2, r7
 8006158:	4628      	mov	r0, r5
 800615a:	6a21      	ldr	r1, [r4, #32]
 800615c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006160:	47e0      	blx	ip
 8006162:	2800      	cmp	r0, #0
 8006164:	dc07      	bgt.n	8006176 <__sflush_r+0xf6>
 8006166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800616a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800616e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006176:	4407      	add	r7, r0
 8006178:	1a36      	subs	r6, r6, r0
 800617a:	e7e9      	b.n	8006150 <__sflush_r+0xd0>
 800617c:	20400001 	.word	0x20400001

08006180 <_fflush_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	690b      	ldr	r3, [r1, #16]
 8006184:	4605      	mov	r5, r0
 8006186:	460c      	mov	r4, r1
 8006188:	b913      	cbnz	r3, 8006190 <_fflush_r+0x10>
 800618a:	2500      	movs	r5, #0
 800618c:	4628      	mov	r0, r5
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	b118      	cbz	r0, 800619a <_fflush_r+0x1a>
 8006192:	6a03      	ldr	r3, [r0, #32]
 8006194:	b90b      	cbnz	r3, 800619a <_fflush_r+0x1a>
 8006196:	f7ff f9a5 	bl	80054e4 <__sinit>
 800619a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f3      	beq.n	800618a <_fflush_r+0xa>
 80061a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061a4:	07d0      	lsls	r0, r2, #31
 80061a6:	d404      	bmi.n	80061b2 <_fflush_r+0x32>
 80061a8:	0599      	lsls	r1, r3, #22
 80061aa:	d402      	bmi.n	80061b2 <_fflush_r+0x32>
 80061ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ae:	f7ff fb90 	bl	80058d2 <__retarget_lock_acquire_recursive>
 80061b2:	4628      	mov	r0, r5
 80061b4:	4621      	mov	r1, r4
 80061b6:	f7ff ff63 	bl	8006080 <__sflush_r>
 80061ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061bc:	4605      	mov	r5, r0
 80061be:	07da      	lsls	r2, r3, #31
 80061c0:	d4e4      	bmi.n	800618c <_fflush_r+0xc>
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	059b      	lsls	r3, r3, #22
 80061c6:	d4e1      	bmi.n	800618c <_fflush_r+0xc>
 80061c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ca:	f7ff fb83 	bl	80058d4 <__retarget_lock_release_recursive>
 80061ce:	e7dd      	b.n	800618c <_fflush_r+0xc>

080061d0 <__swhatbuf_r>:
 80061d0:	b570      	push	{r4, r5, r6, lr}
 80061d2:	460c      	mov	r4, r1
 80061d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d8:	4615      	mov	r5, r2
 80061da:	2900      	cmp	r1, #0
 80061dc:	461e      	mov	r6, r3
 80061de:	b096      	sub	sp, #88	@ 0x58
 80061e0:	da0c      	bge.n	80061fc <__swhatbuf_r+0x2c>
 80061e2:	89a3      	ldrh	r3, [r4, #12]
 80061e4:	2100      	movs	r1, #0
 80061e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061ea:	bf14      	ite	ne
 80061ec:	2340      	movne	r3, #64	@ 0x40
 80061ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80061f2:	2000      	movs	r0, #0
 80061f4:	6031      	str	r1, [r6, #0]
 80061f6:	602b      	str	r3, [r5, #0]
 80061f8:	b016      	add	sp, #88	@ 0x58
 80061fa:	bd70      	pop	{r4, r5, r6, pc}
 80061fc:	466a      	mov	r2, sp
 80061fe:	f000 f849 	bl	8006294 <_fstat_r>
 8006202:	2800      	cmp	r0, #0
 8006204:	dbed      	blt.n	80061e2 <__swhatbuf_r+0x12>
 8006206:	9901      	ldr	r1, [sp, #4]
 8006208:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800620c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006210:	4259      	negs	r1, r3
 8006212:	4159      	adcs	r1, r3
 8006214:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006218:	e7eb      	b.n	80061f2 <__swhatbuf_r+0x22>

0800621a <__smakebuf_r>:
 800621a:	898b      	ldrh	r3, [r1, #12]
 800621c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800621e:	079d      	lsls	r5, r3, #30
 8006220:	4606      	mov	r6, r0
 8006222:	460c      	mov	r4, r1
 8006224:	d507      	bpl.n	8006236 <__smakebuf_r+0x1c>
 8006226:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	6123      	str	r3, [r4, #16]
 800622e:	2301      	movs	r3, #1
 8006230:	6163      	str	r3, [r4, #20]
 8006232:	b003      	add	sp, #12
 8006234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006236:	466a      	mov	r2, sp
 8006238:	ab01      	add	r3, sp, #4
 800623a:	f7ff ffc9 	bl	80061d0 <__swhatbuf_r>
 800623e:	9f00      	ldr	r7, [sp, #0]
 8006240:	4605      	mov	r5, r0
 8006242:	4639      	mov	r1, r7
 8006244:	4630      	mov	r0, r6
 8006246:	f7ff fbbf 	bl	80059c8 <_malloc_r>
 800624a:	b948      	cbnz	r0, 8006260 <__smakebuf_r+0x46>
 800624c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006250:	059a      	lsls	r2, r3, #22
 8006252:	d4ee      	bmi.n	8006232 <__smakebuf_r+0x18>
 8006254:	f023 0303 	bic.w	r3, r3, #3
 8006258:	f043 0302 	orr.w	r3, r3, #2
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	e7e2      	b.n	8006226 <__smakebuf_r+0xc>
 8006260:	89a3      	ldrh	r3, [r4, #12]
 8006262:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800626a:	81a3      	strh	r3, [r4, #12]
 800626c:	9b01      	ldr	r3, [sp, #4]
 800626e:	6020      	str	r0, [r4, #0]
 8006270:	b15b      	cbz	r3, 800628a <__smakebuf_r+0x70>
 8006272:	4630      	mov	r0, r6
 8006274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006278:	f000 f81e 	bl	80062b8 <_isatty_r>
 800627c:	b128      	cbz	r0, 800628a <__smakebuf_r+0x70>
 800627e:	89a3      	ldrh	r3, [r4, #12]
 8006280:	f023 0303 	bic.w	r3, r3, #3
 8006284:	f043 0301 	orr.w	r3, r3, #1
 8006288:	81a3      	strh	r3, [r4, #12]
 800628a:	89a3      	ldrh	r3, [r4, #12]
 800628c:	431d      	orrs	r5, r3
 800628e:	81a5      	strh	r5, [r4, #12]
 8006290:	e7cf      	b.n	8006232 <__smakebuf_r+0x18>
	...

08006294 <_fstat_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	2300      	movs	r3, #0
 8006298:	4d06      	ldr	r5, [pc, #24]	@ (80062b4 <_fstat_r+0x20>)
 800629a:	4604      	mov	r4, r0
 800629c:	4608      	mov	r0, r1
 800629e:	4611      	mov	r1, r2
 80062a0:	602b      	str	r3, [r5, #0]
 80062a2:	f7fb fc6b 	bl	8001b7c <_fstat>
 80062a6:	1c43      	adds	r3, r0, #1
 80062a8:	d102      	bne.n	80062b0 <_fstat_r+0x1c>
 80062aa:	682b      	ldr	r3, [r5, #0]
 80062ac:	b103      	cbz	r3, 80062b0 <_fstat_r+0x1c>
 80062ae:	6023      	str	r3, [r4, #0]
 80062b0:	bd38      	pop	{r3, r4, r5, pc}
 80062b2:	bf00      	nop
 80062b4:	20003714 	.word	0x20003714

080062b8 <_isatty_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	2300      	movs	r3, #0
 80062bc:	4d05      	ldr	r5, [pc, #20]	@ (80062d4 <_isatty_r+0x1c>)
 80062be:	4604      	mov	r4, r0
 80062c0:	4608      	mov	r0, r1
 80062c2:	602b      	str	r3, [r5, #0]
 80062c4:	f7fb fc69 	bl	8001b9a <_isatty>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_isatty_r+0x1a>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_isatty_r+0x1a>
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	20003714 	.word	0x20003714

080062d8 <_sbrk_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	2300      	movs	r3, #0
 80062dc:	4d05      	ldr	r5, [pc, #20]	@ (80062f4 <_sbrk_r+0x1c>)
 80062de:	4604      	mov	r4, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	602b      	str	r3, [r5, #0]
 80062e4:	f7fb fc70 	bl	8001bc8 <_sbrk>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d102      	bne.n	80062f2 <_sbrk_r+0x1a>
 80062ec:	682b      	ldr	r3, [r5, #0]
 80062ee:	b103      	cbz	r3, 80062f2 <_sbrk_r+0x1a>
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	20003714 	.word	0x20003714

080062f8 <memchr>:
 80062f8:	4603      	mov	r3, r0
 80062fa:	b510      	push	{r4, lr}
 80062fc:	b2c9      	uxtb	r1, r1
 80062fe:	4402      	add	r2, r0
 8006300:	4293      	cmp	r3, r2
 8006302:	4618      	mov	r0, r3
 8006304:	d101      	bne.n	800630a <memchr+0x12>
 8006306:	2000      	movs	r0, #0
 8006308:	e003      	b.n	8006312 <memchr+0x1a>
 800630a:	7804      	ldrb	r4, [r0, #0]
 800630c:	3301      	adds	r3, #1
 800630e:	428c      	cmp	r4, r1
 8006310:	d1f6      	bne.n	8006300 <memchr+0x8>
 8006312:	bd10      	pop	{r4, pc}

08006314 <_init>:
 8006314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006316:	bf00      	nop
 8006318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800631a:	bc08      	pop	{r3}
 800631c:	469e      	mov	lr, r3
 800631e:	4770      	bx	lr

08006320 <_fini>:
 8006320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006322:	bf00      	nop
 8006324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006326:	bc08      	pop	{r3}
 8006328:	469e      	mov	lr, r3
 800632a:	4770      	bx	lr
