# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../packer_128.vhd"
vhdl xil_defaultlib  "../../../../../tb_packer_128.vhd"
