Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Feb 24 22:40:05 2015
| Host              : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design            : top_level
| Device            : 7a200t-fbg484
| Speed File        : -2  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.968        0.000                      0                10975        0.048        0.000                      0                10975        3.870        0.000                       0                  4920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
clk50m                                                     {0.000 10.000}     20.000          50.000          
  clk_out1_mcu_clk_wiz_1_0                                 {0.000 5.000}      10.000          100.000         
  clkfbout_mcu_clk_wiz_1_0                                 {0.000 10.000}     20.000          50.000          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK       {0.000 16.666}     33.333          30.000          
mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE     {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50m                                                                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_mcu_clk_wiz_1_0                                       1.968        0.000                      0                 9497        0.054        0.000                      0                 9497        3.870        0.000                       0                  4051  
  clkfbout_mcu_clk_wiz_1_0                                                                                                                                                                                  18.408        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.760        0.000                      0                  913        0.048        0.000                      0                  913       13.870        0.000                       0                   458  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.061        0.000                      0                    1        0.696        0.000                      0                    1       29.500        0.000                       0                     2  
mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK            12.550        0.000                      0                  279        0.085        0.000                      0                  279       15.812        0.000                       0                   325  
mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE          12.094        0.000                      0                   80        0.246        0.000                      0                   80       16.166        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.227        0.000                      0                   18       30.181        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                              From Clock                                              To Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                              ----------                                              --------                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                       clk_out1_mcu_clk_wiz_1_0                                clk_out1_mcu_clk_wiz_1_0                                      6.615        0.000                      0                   87        0.321        0.000                      0                   87  
**async_default**                                       dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK        24.172        0.000                      0                   98        0.398        0.000                      0                   98  
**async_default**                                       mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.414        0.000                      0                    2        1.253        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50m
  To Clock:  clk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50m
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk50m }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mcu_clk_wiz_1_0
  To Clock:  clk_out1_mcu_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 1.855ns (24.690%)  route 5.658ns (75.310%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.516     6.650    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA
    RAMB36_X3Y30         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.319     8.758    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y30                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.336     9.094    
                         clock uncertainty           -0.088     9.005    
    RAMB36_X3Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.618    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 2.034ns (27.699%)  route 5.309ns (72.301%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 8.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.597     1.259    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X102Y147       LUT5 (Prop_lut5_I2_O)        0.105     1.364 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_i_1/O
                         net (fo=1, routed)           0.000     1.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.808 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.808    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/CI
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.015 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=51, routed)          0.631     2.647    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Jump
    SLICE_X97Y155        LUT4 (Prop_lut4_I2_O)        0.297     2.944 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0_i_2/O
                         net (fo=1, routed)           0.328     3.271    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_IB_Addr_Strobe_INST_0_i_2
    SLICE_X96Y155        LUT5 (Prop_lut5_I3_O)        0.105     3.376 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0/O
                         net (fo=6, routed)           0.483     3.860    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENIN
    SLICE_X101Y155       LUT2 (Prop_lut2_I1_O)        0.110     3.970 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[1]_INST_0/O
                         net (fo=1, routed)           0.554     4.524    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/n_0_bindec_b.bindec_inst_b
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.282     4.806 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=16, routed)          1.675     6.481    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.336     8.775    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.330     9.106    
                         clock uncertainty           -0.088     9.017    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556     8.461    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.855ns (24.781%)  route 5.631ns (75.219%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 8.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.488     6.623    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    RAMB36_X3Y29         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.336     8.775    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y29                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.330     9.106    
                         clock uncertainty           -0.088     9.017    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.630    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 1.855ns (25.072%)  route 5.544ns (74.928%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 8.745 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.401     6.536    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y31         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.306     8.745    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y31                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.336     9.081    
                         clock uncertainty           -0.088     8.992    
    RAMB36_X4Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.605    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 1.855ns (25.189%)  route 5.509ns (74.811%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 8.760 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.367     6.502    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y27         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.321     8.760    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y27                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.330     9.091    
                         clock uncertainty           -0.088     9.002    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.615    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 2.034ns (28.406%)  route 5.126ns (71.594%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 8.759 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.597     1.259    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X102Y147       LUT5 (Prop_lut5_I2_O)        0.105     1.364 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_i_1/O
                         net (fo=1, routed)           0.000     1.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.808 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.808    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/CI
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.015 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=51, routed)          0.631     2.647    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Jump
    SLICE_X97Y155        LUT4 (Prop_lut4_I2_O)        0.297     2.944 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0_i_2/O
                         net (fo=1, routed)           0.328     3.271    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_IB_Addr_Strobe_INST_0_i_2
    SLICE_X96Y155        LUT5 (Prop_lut5_I3_O)        0.105     3.376 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0/O
                         net (fo=6, routed)           0.483     3.860    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENIN
    SLICE_X101Y155       LUT2 (Prop_lut2_I1_O)        0.110     3.970 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[1]_INST_0/O
                         net (fo=1, routed)           0.554     4.524    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/n_0_bindec_b.bindec_inst_b
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.282     4.806 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=16, routed)          1.492     6.298    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y27         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.320     8.759    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKB
    RAMB36_X4Y27                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.330     9.090    
                         clock uncertainty           -0.088     9.001    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556     8.445    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.855ns (25.392%)  route 5.450ns (74.608%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.308     6.443    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y30         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.307     8.746    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y30                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.336     9.082    
                         clock uncertainty           -0.088     8.993    
    RAMB36_X4Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.606    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 1.855ns (25.479%)  route 5.426ns (74.521%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 8.763 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.283     6.418    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y29         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.324     8.763    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y29                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.330     9.094    
                         clock uncertainty           -0.088     9.005    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.618    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 2.034ns (28.632%)  route 5.070ns (71.368%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.597     1.259    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X102Y147       LUT5 (Prop_lut5_I2_O)        0.105     1.364 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_i_1/O
                         net (fo=1, routed)           0.000     1.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.808 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.808    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/CI
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.015 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=51, routed)          0.631     2.647    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Jump
    SLICE_X97Y155        LUT4 (Prop_lut4_I2_O)        0.297     2.944 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0_i_2/O
                         net (fo=1, routed)           0.328     3.271    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_IB_Addr_Strobe_INST_0_i_2
    SLICE_X96Y155        LUT5 (Prop_lut5_I3_O)        0.105     3.376 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IB_Addr_Strobe_INST_0/O
                         net (fo=6, routed)           0.483     3.860    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENIN
    SLICE_X101Y155       LUT2 (Prop_lut2_I1_O)        0.110     3.970 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[1]_INST_0/O
                         net (fo=1, routed)           0.554     4.524    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/n_0_bindec_b.bindec_inst_b
    SLICE_X101Y155       LUT2 (Prop_lut2_I0_O)        0.282     4.806 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=16, routed)          1.435     6.241    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y30         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.319     8.758    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y30                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.336     9.094    
                         clock uncertainty           -0.088     9.005    
    RAMB36_X3Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556     8.449    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 1.855ns (25.637%)  route 5.381ns (74.363%))
  Logic Levels:           8  (AND2B1L=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 8.763 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.368    -0.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X85Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=1, routed)           1.041     0.557    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_if_delay_i
    SLICE_X97Y145        LUT1 (Prop_lut1_I0_O)        0.105     0.662 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Stop_IF_Delay_INST_0/O
                         net (fo=15, routed)          0.620     1.282    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1_i_1
    SLICE_X103Y154       LUT2 (Prop_lut2_I1_O)        0.105     1.387 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Exception_Taken_INST_0_i_1/O
                         net (fo=3, routed)           0.328     1.714    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_EX_Exception_Taken_INST_0_i_1
    SLICE_X103Y154       LUT4 (Prop_lut4_I0_O)        0.105     1.819 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Read_INST_0_i_1/O
                         net (fo=2, routed)           0.447     2.267    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_128_in
    SLICE_X104Y154       LUT5 (Prop_lut5_I4_O)        0.105     2.372 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0_i_1/O
                         net (fo=5, routed)           0.458     2.830    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_129_in
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.105     2.935 f  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_DataBus_Access_INST_0/O
                         net (fo=1, routed)           0.403     3.338    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X104Y149       AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     4.079 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.373     4.452    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENIN
    SLICE_X104Y146       LUT2 (Prop_lut2_I0_O)        0.105     4.557 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.473     5.030    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/p_0_in[0]
    SLICE_X104Y146       LUT2 (Prop_lut2_I1_O)        0.105     5.135 r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_1/O
                         net (fo=16, routed)          1.238     6.373    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y28         RAMB36E1                                     r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.324     8.763    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y28                                                      r  mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.330     9.094    
                         clock uncertainty           -0.088     9.005    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.618    mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  2.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.282ns (62.200%)  route 0.171ns (37.800%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X98Y149                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y149        FDSE (Prop_fdse_C_Q)         0.164    -0.559 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[13]/Q
                         net (fo=4, routed)           0.171    -0.388    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S138_in
    SLICE_X98Y150        LUT4 (Prop_lut4_I0_O)        0.045    -0.343 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].PC_Mux_MUXF7_i_1/O
                         net (fo=1, routed)           0.000    -0.343    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].PC_Mux_MUXF7/I0
    SLICE_X98Y150        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.270 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.270    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/D
    SLICE_X98Y150        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.849    -0.974    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/C
    SLICE_X98Y150                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.515    -0.458    
    SLICE_X98Y150        FDRE (Hold_fdre_C_D)         0.134    -0.324    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.036%)  route 0.120ns (45.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.583    -0.724    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X97Y144                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144        FDSE (Prop_fdse_C_Q)         0.141    -0.583 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.120    -0.463    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S50_in
    SLICE_X98Y143        SRL16E                                       r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.854    -0.969    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X98Y143                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.260    -0.708    
    SLICE_X98Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.525    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.251%)  route 0.220ns (59.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.569    -0.738    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clkb
    SLICE_X80Y148                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.590 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[15]/Q
                         net (fo=1, routed)           0.220    -0.371    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[16]
    SLICE_X87Y148        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.839    -0.984    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X87Y148                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/C
                         clock pessimism              0.510    -0.473    
    SLICE_X87Y148        FDRE (Hold_fdre_C_D)         0.022    -0.451    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.520%)  route 0.127ns (47.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.567    -0.740    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X83Y146                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=15, routed)          0.127    -0.472    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/D
    SLICE_X80Y147        RAMD32                                       r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.840    -0.983    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/WCLK
    SLICE_X80Y147                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.281    -0.701    
    SLICE_X80Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.555    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.928%)  route 0.214ns (59.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.990ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.563    -0.744    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clkb
    SLICE_X80Y152                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y152        FDRE (Prop_fdre_C_Q)         0.148    -0.596 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[24]/Q
                         net (fo=1, routed)           0.214    -0.383    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[7]
    SLICE_X87Y151        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.833    -0.990    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X87Y151                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[7]/C
                         clock pessimism              0.510    -0.479    
    SLICE_X87Y151        FDRE (Hold_fdre_C_D)         0.013    -0.466    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.034%)  route 0.130ns (47.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.568    -0.739    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X82Y149                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=4, routed)           0.130    -0.468    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/D
    SLICE_X80Y149        RAMD32                                       r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.840    -0.983    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/WCLK
    SLICE_X80Y149                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.281    -0.701    
    SLICE_X80Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.555    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.229%)  route 0.229ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.563    -0.744    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clkb
    SLICE_X80Y151                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y151        FDRE (Prop_fdre_C_Q)         0.148    -0.596 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/Q
                         net (fo=1, routed)           0.229    -0.367    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[29]
    SLICE_X85Y149        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.839    -0.984    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X85Y149                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/C
                         clock pessimism              0.515    -0.468    
    SLICE_X85Y149        FDRE (Hold_fdre_C_D)         0.013    -0.455    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.846%)  route 0.237ns (53.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.569    -0.738    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clka
    SLICE_X80Y148                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.574 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[16]/Q
                         net (fo=1, routed)           0.237    -0.337    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_rd_data_axi_clk[16]
    SLICE_X79Y151        LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/Rd_data[16]_INST_0/O
                         net (fo=1, routed)           0.000    -0.292    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[16]
    SLICE_X79Y151        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.833    -0.989    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X79Y151                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.515    -0.473    
    SLICE_X79Y151        FDRE (Hold_fdre_C_D)         0.092    -0.381    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.842%)  route 0.223ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.990ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.563    -0.744    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clkb
    SLICE_X80Y152                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y152        FDRE (Prop_fdre_C_Q)         0.148    -0.596 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[26]/Q
                         net (fo=1, routed)           0.223    -0.373    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[5]
    SLICE_X85Y152        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.833    -0.990    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X85Y152                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[5]/C
                         clock pessimism              0.510    -0.479    
    SLICE_X85Y152        FDRE (Hold_fdre_C_D)         0.017    -0.462    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.247ns (55.351%)  route 0.199ns (44.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.569    -0.738    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Clka
    SLICE_X80Y148                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.590 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[15]/Q
                         net (fo=1, routed)           0.199    -0.391    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_rd_data_axi_clk[15]
    SLICE_X78Y151        LUT6 (Prop_lut6_I5_O)        0.099    -0.292 r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/Rd_data[15]_INST_0/O
                         net (fo=1, routed)           0.000    -0.292    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[15]
    SLICE_X78Y151        FDRE                                         r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.833    -0.989    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X78Y151                                                     r  mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism              0.515    -0.473    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.091    -0.382    mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mcu_clk_wiz_1_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761     10.000  7.239    RAMB36_X3Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761     10.000  7.239    RAMB36_X2Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761     10.000  7.239    RAMB36_X2Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                             
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK                                                                                 
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK                                                                                    
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X94Y143    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X94Y143    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK                                                                                 
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK                                                                                    
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     5.000   3.870    SLICE_X90Y154    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X94Y143    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                   
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     5.000   3.870    SLICE_X94Y143    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mcu_clk_wiz_1_0
  To Clock:  clkfbout_mcu_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mcu_clk_wiz_1_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y17   mcu_i/clk_wiz_1/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y4  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.809ns (14.046%)  route 4.951ns (85.954%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 33.704 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.065     9.175    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I0_O)        0.115     9.290 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.710     9.999    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X50Y132        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.295    33.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X50Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.429    34.133    
                         clock uncertainty           -0.035    34.097    
    SLICE_X50Y132        FDCE (Setup_fdce_C_CE)      -0.338    33.759    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.759    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 23.760    

Slack (MET) :             23.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.809ns (14.046%)  route 4.951ns (85.954%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 33.704 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.065     9.175    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I0_O)        0.115     9.290 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.710     9.999    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X50Y132        FDPE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.295    33.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X50Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.429    34.133    
                         clock uncertainty           -0.035    34.097    
    SLICE_X50Y132        FDPE (Setup_fdpe_C_CE)      -0.338    33.759    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.759    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 23.760    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.820ns (14.510%)  route 4.831ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 33.703 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.868     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I2_O)        0.126     9.104 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.787     9.891    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X47Y131        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.294    33.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X47Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.429    34.132    
                         clock uncertainty           -0.035    34.096    
    SLICE_X47Y131        FDRE (Setup_fdre_C_CE)      -0.330    33.766    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 23.875    

Slack (MET) :             23.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.809ns (14.367%)  route 4.822ns (85.633%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 33.704 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.839     6.646    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105     6.751 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.254     8.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X44Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.110 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.065     9.175    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X47Y135        LUT4 (Prop_lut4_I0_O)        0.115     9.290 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.581     9.871    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X47Y132        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.295    33.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X47Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.429    34.133    
                         clock uncertainty           -0.035    34.097    
    SLICE_X47Y132        FDCE (Setup_fdce_C_CE)      -0.338    33.759    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.759    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 23.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.576     2.042    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDCE (Prop_fdce_C_Q)         0.141     2.183 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     2.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X42Y122        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.844     2.506    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.451     2.055    
    SLICE_X42Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.202    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.576     2.042    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.141     2.183 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.131     2.313    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X44Y121        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.845     2.507    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X44Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.430     2.077    
    SLICE_X44Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.872%)  route 0.131ns (48.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.576     2.042    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.141     2.183 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.131     2.313    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X44Y121        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.845     2.507    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X44Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.430     2.077    
    SLICE_X44Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.201    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.611     2.077    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDCE (Prop_fdce_C_Q)         0.141     2.218 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     2.273    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X39Y133        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.881     2.543    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.466     2.077    
    SLICE_X39Y133        FDCE (Hold_fdce_C_D)         0.075     2.152    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.612     2.078    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/idrck
    SLICE_X37Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDCE (Prop_fdce_C_Q)         0.141     2.219 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.055     2.274    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X37Y135        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.883     2.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/idrck
    SLICE_X37Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.467     2.078    
    SLICE_X37Y135        FDCE (Hold_fdce_C_D)         0.075     2.153    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.900%)  route 0.131ns (48.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.576     2.042    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.141     2.183 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.131     2.313    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X44Y122        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.844     2.506    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X44Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.430     2.076    
    SLICE_X44Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.190    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.610     2.076    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDCE (Prop_fdce_C_Q)         0.141     2.217 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     2.283    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X39Y132        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.880     2.542    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.466     2.076    
    SLICE_X39Y132        FDCE (Hold_fdce_C_D)         0.078     2.154    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.609     2.075    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDCE (Prop_fdce_C_Q)         0.141     2.216 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.067     2.283    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X39Y131        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.879     2.541    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y131                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.466     2.075    
    SLICE_X39Y131        FDCE (Hold_fdce_C_D)         0.078     2.153    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.608     2.074    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y130                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDCE (Prop_fdce_C_Q)         0.141     2.215 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.067     2.282    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X39Y130        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.878     2.540    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X39Y130                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.466     2.074    
    SLICE_X39Y130        FDCE (Hold_fdce_C_D)         0.078     2.152    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.580     2.046    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X49Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDCE (Prop_fdce_C_Q)         0.141     2.187 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.086     2.273    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/n_0_Q_reg_reg[1]
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.048     2.321 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.321    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_2_gsync_stage[2].rd_stg_inst
    SLICE_X48Y132        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.848     2.510    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X48Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.451     2.059    
    SLICE_X48Y132        FDCE (Hold_fdce_C_D)         0.131     2.190    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            1.592     30.000  28.408  BUFGCTRL_X0Y0  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y127  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y127  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X41Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X40Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X37Y130  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X38Y130  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C                                                                                                                           
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X42Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X42Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130     15.000  13.870  SLICE_X44Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X42Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X42Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.502ns (29.744%)  route 1.186ns (70.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 63.773 - 60.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.522     5.930    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X38Y128        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.333    62.333    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    62.410 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.363    63.773    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.469    64.242    
                         clock uncertainty           -0.035    64.207    
    SLICE_X38Y128        FDCE (Setup_fdce_C_D)       -0.216    63.991    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.991    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 58.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.183ns (26.191%)  route 0.516ns (73.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443     1.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606     2.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141     2.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279     2.494    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.042     2.536 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.237     2.774    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X38Y128        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.664 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.876     2.540    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.465     2.075    
    SLICE_X38Y128        FDCE (Hold_fdce_C_D)         0.003     2.078    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.696    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                  
Min Period        n/a     BUFG/I   n/a            1.592     60.000  58.408  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X38Y128  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X38Y128  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X38Y128  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X38Y128  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X38Y128  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.957ns  (logic 0.647ns (16.350%)  route 3.310ns (83.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.772 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          2.218    24.446    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X83Y155        LUT2 (Prop_lut2_I0_O)        0.105    24.551 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    24.551    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[0]_rep_i_1__2
    SLICE_X83Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.257    36.772    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X83Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__2/C
                         clock pessimism              0.335    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X83Y155        FDCE (Setup_fdce_C_D)        0.030    37.102    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         37.102    
                         arrival time                         -24.551    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.552ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.957ns  (logic 0.647ns (16.350%)  route 3.310ns (83.650%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.772 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          2.218    24.446    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X83Y155        LUT3 (Prop_lut3_I2_O)        0.105    24.551 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    24.551    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[1]_rep_i_1__2
    SLICE_X83Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.257    36.772    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X83Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__2/C
                         clock pessimism              0.335    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X83Y155        FDCE (Setup_fdce_C_D)        0.032    37.104    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         37.104    
                         arrival time                         -24.551    
  -------------------------------------------------------------------
                         slack                                 12.552    

Slack (MET) :             13.120ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.392ns  (logic 0.647ns (19.076%)  route 2.745ns (80.924%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.776 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.653    23.881    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X79Y158        LUT3 (Prop_lut3_I2_O)        0.105    23.986 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_rep_i_1__3/O
                         net (fo=1, routed)           0.000    23.986    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[1]_rep_i_1__3
    SLICE_X79Y158        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.261    36.776    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X79Y158                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__3/C
                         clock pessimism              0.335    37.111    
                         clock uncertainty           -0.035    37.076    
    SLICE_X79Y158        FDCE (Setup_fdce_C_D)        0.030    37.106    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -23.986    
  -------------------------------------------------------------------
                         slack                                 13.120    

Slack (MET) :             13.276ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.250ns  (logic 0.647ns (19.910%)  route 2.603ns (80.090%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 36.790 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.511    23.739    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X73Y158        LUT2 (Prop_lut2_I0_O)        0.105    23.844 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    23.844    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[0]_rep_i_1__1
    SLICE_X73Y158        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.275    36.790    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X73Y158                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__1/C
                         clock pessimism              0.335    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X73Y158        FDCE (Setup_fdce_C_D)        0.030    37.120    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         37.120    
                         arrival time                         -23.844    
  -------------------------------------------------------------------
                         slack                                 13.276    

Slack (MET) :             13.280ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.250ns  (logic 0.647ns (19.909%)  route 2.603ns (80.091%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 36.791 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.511    23.739    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X71Y157        LUT4 (Prop_lut4_I2_O)        0.105    23.844 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.844    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X71Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.276    36.791    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X71Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.335    37.126    
                         clock uncertainty           -0.035    37.091    
    SLICE_X71Y157        FDCE (Setup_fdce_C_D)        0.033    37.124    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                         -23.844    
  -------------------------------------------------------------------
                         slack                                 13.280    

Slack (MET) :             13.283ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.246ns  (logic 0.647ns (19.933%)  route 2.599ns (80.067%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 36.791 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.507    23.735    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X71Y157        LUT3 (Prop_lut3_I2_O)        0.105    23.840 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    23.840    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[1]_rep_i_1__0
    SLICE_X71Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.276    36.791    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X71Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__0/C
                         clock pessimism              0.335    37.126    
                         clock uncertainty           -0.035    37.091    
    SLICE_X71Y157        FDCE (Setup_fdce_C_D)        0.032    37.123    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 13.283    

Slack (MET) :             13.337ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.193ns  (logic 0.647ns (20.260%)  route 2.546ns (79.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.793 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.454    23.683    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X69Y157        LUT5 (Prop_lut5_I3_O)        0.105    23.788 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    23.788    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[3]_rep_i_1__2
    SLICE_X69Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.278    36.793    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X69Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]_rep__2/C
                         clock pessimism              0.335    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X69Y157        FDCE (Setup_fdce_C_D)        0.032    37.125    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -23.788    
  -------------------------------------------------------------------
                         slack                                 13.337    

Slack (MET) :             13.337ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.234ns  (logic 0.647ns (20.005%)  route 2.587ns (79.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.792 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.495    23.723    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X68Y158        LUT6 (Prop_lut6_I4_O)        0.105    23.828 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.828    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X68Y158        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.277    36.792    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X68Y158                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.335    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X68Y158        FDCE (Setup_fdce_C_D)        0.074    37.166    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.166    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 13.337    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.162ns  (logic 0.647ns (20.461%)  route 2.515ns (79.539%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 36.790 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.423    23.651    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X71Y159        LUT4 (Prop_lut4_I2_O)        0.105    23.756 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    23.756    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[2]_rep_i_1__0
    SLICE_X71Y159        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.275    36.790    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X71Y159                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]_rep__0/C
                         clock pessimism              0.335    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X71Y159        FDCE (Setup_fdce_C_D)        0.032    37.122    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                         -23.756    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.370ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.198ns  (logic 0.647ns (20.234%)  route 2.551ns (79.766%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 36.790 - 33.333 ) 
    Source Clock Delay      (SCD):    3.928ns = ( 20.594 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.436    19.102    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    19.183 f  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.411    20.594    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.437    21.031 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=10, routed)          1.092    22.123    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y143        LUT3 (Prop_lut3_I1_O)        0.105    22.228 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_INST_0/O
                         net (fo=34, routed)          1.459    23.687    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Shift
    SLICE_X72Y159        LUT2 (Prop_lut2_I0_O)        0.105    23.792 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    23.792    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_count[0]_rep_i_1
    SLICE_X72Y159        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.105    35.438    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.515 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         1.275    36.790    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X72Y159                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep/C
                         clock pessimism              0.335    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X72Y159        FDCE (Setup_fdce_C_D)        0.072    37.162    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                         -23.792    
  -------------------------------------------------------------------
                         slack                                 13.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.563     1.864    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X83Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y155        FDCE (Prop_fdce_C_Q)         0.128     1.992 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.239     2.230    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_datain_reg[25]
    SLICE_X85Y153        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.833     2.314    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X85Y153                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.185     2.129    
    SLICE_X85Y153        FDCE (Hold_fdce_C_D)         0.016     2.145    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.134%)  route 0.075ns (28.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.584     1.885    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X57Y140                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDCE (Prop_fdce_C_Q)         0.141     2.026 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[11]/Q
                         net (fo=3, routed)           0.075     2.101    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_sample_1_reg[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.146 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     2.146    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_completion_status[11]_i_1
    SLICE_X56Y140        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.855     2.336    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y140                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
                         clock pessimism             -0.438     1.898    
    SLICE_X56Y140        FDCE (Hold_fdce_C_D)         0.121     2.019    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.581     1.882    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/DRCK
    SLICE_X54Y135                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.141     2.023 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.064     2.086    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/p_0_in__0[25]
    SLICE_X54Y135        FDPE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.851     2.332    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/DRCK
    SLICE_X54Y135                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.450     1.882    
    SLICE_X54Y135        FDPE (Hold_fdpe_C_D)         0.075     1.957    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.583     1.884    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/DRCK
    SLICE_X53Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.025 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.114     2.138    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/p_0_in__0[8]
    SLICE_X52Y135        SRL16E                                       r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.851     2.332    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/DRCK
    SLICE_X52Y135                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.434     1.898    
    SLICE_X52Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.007    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.466%)  route 0.338ns (70.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.563     1.864    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X82Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y155        FDCE (Prop_fdce_C_Q)         0.141     2.005 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.338     2.342    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_shift_datain_reg[26]
    SLICE_X84Y151        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.835     2.315    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X84Y151                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.185     2.130    
    SLICE_X84Y151        FDCE (Hold_fdce_C_D)         0.059     2.189    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.562     1.863    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Clk
    SLICE_X79Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDCE (Prop_fdce_C_Q)         0.141     2.004 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     2.114    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_sync_running_clock
    SLICE_X79Y159        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.833     2.314    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X79Y159                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.435     1.880    
    SLICE_X79Y159        FDCE (Hold_fdce_C_D)         0.070     1.950    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.573     1.874    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[6].sync_bit/Clk
    SLICE_X73Y160                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y160        FDCE (Prop_fdce_C_Q)         0.141     2.015 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     2.125    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Synced[6]
    SLICE_X73Y159        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.845     2.325    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X73Y159                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[6]/C
                         clock pessimism             -0.435     1.891    
    SLICE_X73Y159        FDCE (Hold_fdce_C_D)         0.070     1.961    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.577     1.878    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X65Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDCE (Prop_fdce_C_Q)         0.141     2.019 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]_rep/Q
                         net (fo=4, routed)           0.112     2.131    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_shift_Count_reg[1]_rep
    SLICE_X64Y137        LUT4 (Prop_lut4_I2_O)        0.045     2.176 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X64Y137        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.847     2.328    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X64Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
                         clock pessimism             -0.437     1.891    
    SLICE_X64Y137        FDCE (Hold_fdce_C_D)         0.121     2.012    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.576     1.877    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Clk
    SLICE_X67Y156                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y156        FDCE (Prop_fdce_C_Q)         0.141     2.018 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     2.128    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Synced[2]
    SLICE_X67Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.845     2.326    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/TClk
    SLICE_X67Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/C
                         clock pessimism             -0.435     1.892    
    SLICE_X67Y157        FDCE (Hold_fdce_C_D)         0.070     1.962    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.938%)  route 0.141ns (43.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.275     1.275    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.301 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.582     1.883    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X58Y140                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDCE (Prop_fdce_C_Q)         0.141     2.024 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/Q
                         net (fo=3, routed)           0.141     2.164    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_sample_1_reg[10]
    SLICE_X56Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.209 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     2.209    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_completion_status[10]_i_1
    SLICE_X56Y140        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.452     1.452    mcu_i/mcu_core_system/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.481 r  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=324, routed)         0.855     2.336    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/DRCK
    SLICE_X56Y140                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                         clock pessimism             -0.414     1.922    
    SLICE_X56Y140        FDCE (Hold_fdce_C_D)         0.120     2.042    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                
Min Period        n/a     BUFG/I      n/a            1.592     33.333  31.741  BUFGCTRL_X0Y1  mcu_i/mcu_core_system/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I                                                                                                                       
Min Period        n/a     FDCE/C      n/a            1.000     33.333  32.333  SLICE_X52Y137  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C                                                                                                                     
Min Period        n/a     FDCE/C      n/a            1.000     33.333  32.333  SLICE_X53Y137  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     33.333  32.333  SLICE_X52Y135  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_Config_Reg_reg_c_12/C                                                                                                
Min Period        n/a     FDPE/C      n/a            1.000     33.333  32.333  SLICE_X53Y137  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[1]/C                                                                                                                     
Min Period        n/a     FDPE/C      n/a            1.000     33.333  32.333  SLICE_X54Y135  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C                                                                                                                    
Min Period        n/a     FDCE/C      n/a            1.000     33.333  32.333  SLICE_X54Y135  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     33.333  32.333  SLICE_X52Y135  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[27]_Config_Reg_reg_c_1/C                                                                                                 
Min Period        n/a     FDPE/C      n/a            1.000     33.333  32.333  SLICE_X53Y137  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C                                                                                                                     
Min Period        n/a     FDPE/C      n/a            1.000     33.333  32.333  SLICE_X53Y135  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C                                                                                                                    
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                               
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y157  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X70Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X70Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK                               
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854     16.666  15.812  SLICE_X66Y158  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.094ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.590ns  (logic 0.600ns (13.071%)  route 3.990ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 35.244 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           1.932    22.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y155        LUT4 (Prop_lut4_I3_O)        0.105    22.469 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i_i_1/O
                         net (fo=4, routed)           0.429    22.897    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y156        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.911    35.244    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X79Y156                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.026    35.270    
                         clock uncertainty           -0.035    35.234    
    SLICE_X79Y156        FDCE (Setup_fdce_C_CE)      -0.243    34.991    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.991    
                         arrival time                         -22.897    
  -------------------------------------------------------------------
                         slack                                 12.094    

Slack (MET) :             12.104ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.600ns (13.133%)  route 3.969ns (86.867%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 35.232 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           1.932    22.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y155        LUT4 (Prop_lut4_I3_O)        0.105    22.469 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i_i_1/O
                         net (fo=4, routed)           0.407    22.876    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.899    35.232    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X79Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.026    35.258    
                         clock uncertainty           -0.035    35.222    
    SLICE_X79Y157        FDCE (Setup_fdce_C_CE)      -0.243    34.979    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -22.876    
  -------------------------------------------------------------------
                         slack                                 12.104    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.588ns  (logic 0.600ns (13.077%)  route 3.988ns (86.923%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 35.298 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           1.932    22.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y155        LUT4 (Prop_lut4_I3_O)        0.105    22.469 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i_i_1/O
                         net (fo=4, routed)           0.427    22.895    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.965    35.298    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X79Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.026    35.324    
                         clock uncertainty           -0.035    35.288    
    SLICE_X79Y155        FDCE (Setup_fdce_C_CE)      -0.243    35.045    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.045    
                         arrival time                         -22.895    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.571ns  (logic 0.600ns (13.126%)  route 3.971ns (86.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 35.326 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           1.932    22.364    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y155        LUT4 (Prop_lut4_I3_O)        0.105    22.469 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i_i_1/O
                         net (fo=4, routed)           0.409    22.878    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X82Y156        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.993    35.326    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X82Y156                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.026    35.352    
                         clock uncertainty           -0.035    35.316    
    SLICE_X82Y156        FDCE (Setup_fdce_C_CE)      -0.243    35.073    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.073    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.521ns  (logic 0.600ns (13.270%)  route 3.921ns (86.730%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 35.354 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           2.006    22.438    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y157        LUT4 (Prop_lut4_I3_O)        0.105    22.543 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.286    22.828    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X81Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          2.021    35.354    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.026    35.380    
                         clock uncertainty           -0.035    35.345    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.243    35.102    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.102    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.521ns  (logic 0.600ns (13.270%)  route 3.921ns (86.730%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 35.354 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           2.006    22.438    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y157        LUT4 (Prop_lut4_I3_O)        0.105    22.543 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.286    22.828    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X81Y157        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          2.021    35.354    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y157                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.026    35.380    
                         clock uncertainty           -0.035    35.345    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.243    35.102    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.102    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.775ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.083ns  (logic 0.495ns (12.124%)  route 3.588ns (87.876%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 35.219 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.063    19.655    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X60Y146        LUT3 (Prop_lut3_I1_O)        0.105    19.760 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[7]_INST_0/O
                         net (fo=12, routed)          2.525    22.285    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[7]
    SLICE_X81Y151        LUT6 (Prop_lut6_I0_O)        0.105    22.390 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    22.390    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[0]_i_1
    SLICE_X81Y151        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.886    35.219    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y151                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.026    35.245    
                         clock uncertainty           -0.035    35.209    
    SLICE_X81Y151        FDCE (Setup_fdce_C_D)       -0.045    35.164    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.164    
                         arrival time                         -22.390    
  -------------------------------------------------------------------
                         slack                                 12.775    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.164ns  (logic 0.600ns (14.410%)  route 3.564ns (85.590%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 35.344 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          1.136    19.728    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.105    19.833 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[1]_INST_0/O
                         net (fo=4, routed)           0.494    20.327    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[1]
    SLICE_X60Y147        LUT5 (Prop_lut5_I3_O)        0.105    20.432 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[5]_i_2/O
                         net (fo=5, routed)           1.934    22.366    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[5]_i_2
    SLICE_X81Y155        LUT6 (Prop_lut6_I3_O)        0.105    22.471 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    22.471    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[8]_i_1
    SLICE_X81Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          2.011    35.344    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.026    35.370    
                         clock uncertainty           -0.035    35.335    
    SLICE_X81Y155        FDCE (Setup_fdce_C_D)       -0.043    35.292    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.292    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                 12.821    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.907ns  (logic 0.513ns (13.130%)  route 3.394ns (86.870%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 35.344 - 33.333 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 18.407 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.741    18.407    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X62Y145                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.303    18.710 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/Q
                         net (fo=5, routed)           0.900    19.610    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[6]_rep__1
    SLICE_X60Y146        LUT3 (Prop_lut3_I0_O)        0.105    19.715 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[6]_INST_0/O
                         net (fo=12, routed)          2.494    22.209    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[6]
    SLICE_X80Y155        LUT6 (Prop_lut6_I1_O)        0.105    22.314 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    22.314    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[0]_rep_i_1__0
    SLICE_X80Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          2.011    35.344    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X80Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]_rep__0/C
                         clock pessimism              0.026    35.370    
                         clock uncertainty           -0.035    35.335    
    SLICE_X80Y155        FDCE (Setup_fdce_C_D)       -0.032    35.303    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         35.303    
                         arrival time                         -22.314    
  -------------------------------------------------------------------
                         slack                                 12.989    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.898ns  (logic 0.513ns (13.160%)  route 3.385ns (86.840%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 35.344 - 33.333 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 18.407 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.741    18.407    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X62Y145                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.303    18.710 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__1/Q
                         net (fo=5, routed)           0.900    19.610    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[6]_rep__1
    SLICE_X60Y146        LUT3 (Prop_lut3_I0_O)        0.105    19.715 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En[6]_INST_0/O
                         net (fo=12, routed)          2.485    22.200    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Reg_En[6]
    SLICE_X80Y155        LUT6 (Prop_lut6_I1_O)        0.105    22.305 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    22.305    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[4]_i_1
    SLICE_X80Y155        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          2.011    35.344    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X80Y155                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.026    35.370    
                         clock uncertainty           -0.035    35.335    
    SLICE_X80Y155        FDCE (Setup_fdce_C_D)       -0.028    35.307    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.307    
                         arrival time                         -22.305    
  -------------------------------------------------------------------
                         slack                                 13.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.310ns  (logic 0.163ns (52.599%)  route 0.147ns (47.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 17.521 - 16.667 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 17.407 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.740    17.407    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X56Y142                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y142        FDCE (Prop_fdce_C_Q)         0.118    17.525 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/Q
                         net (fo=2, routed)           0.147    17.671    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[6]_rep__5
    SLICE_X56Y142        LUT3 (Prop_lut3_I2_O)        0.045    17.716 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]_rep_i_1__5/O
                         net (fo=1, routed)           0.000    17.716    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[6]_rep_i_1__5
    SLICE_X56Y142        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.854    17.521    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X56Y142                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5/C  (IS_INVERTED)
                         clock pessimism             -0.114    17.407    
    SLICE_X56Y142        FDCE (Hold_fdce_C_D)         0.064    17.471    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__5
  -------------------------------------------------------------------
                         required time                        -17.471    
                         arrival time                          17.716    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.157ns (48.649%)  route 0.166ns (51.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.764     0.764    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/UPDATE
    SLICE_X55Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.112     0.876 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/Q
                         net (fo=2, routed)           0.166     1.042    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1[1]
    SLICE_X55Y137        LUT3 (Prop_lut3_I2_O)        0.045     1.087 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.087    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector_1[1]_i_1
    SLICE_X55Y137        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.878     0.878    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/UPDATE
    SLICE_X55Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
                         clock pessimism             -0.114     0.764    
    SLICE_X55Y137        FDCE (Hold_fdce_C_D)         0.055     0.819    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.332ns  (logic 0.163ns (49.108%)  route 0.169ns (50.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 17.566 - 16.667 ) 
    Source Clock Delay      (SCD):    0.773ns = ( 17.440 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.773    17.440    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X60Y145                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDCE (Prop_fdce_C_Q)         0.118    17.558 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/Q
                         net (fo=5, routed)           0.169    17.727    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[7]_rep__1
    SLICE_X60Y145        LUT3 (Prop_lut3_I2_O)        0.045    17.772 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    17.772    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[7]_rep_i_1__1
    SLICE_X60Y145        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.899    17.566    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X60Y145                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1/C  (IS_INVERTED)
                         clock pessimism             -0.126    17.440    
    SLICE_X60Y145        FDCE (Hold_fdce_C_D)         0.064    17.504    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                        -17.504    
                         arrival time                          17.772    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.452%)  route 0.167ns (51.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 17.564 - 16.667 ) 
    Source Clock Delay      (SCD):    0.781ns = ( 17.447 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.781    17.447    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X59Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143        FDCE (Prop_fdce_C_Q)         0.112    17.559 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/Q
                         net (fo=4, routed)           0.167    17.726    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[1]_rep__1
    SLICE_X59Y143        LUT3 (Prop_lut3_I2_O)        0.045    17.771 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    17.771    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[1]_rep_i_1__1
    SLICE_X59Y143        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.898    17.564    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X59Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism             -0.117    17.447    
    SLICE_X59Y143        FDCE (Hold_fdce_C_D)         0.055    17.502    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        -17.502    
                         arrival time                          17.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.452%)  route 0.167ns (51.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 17.521 - 16.667 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 17.407 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.740    17.407    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X57Y142                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y142        FDCE (Prop_fdce_C_Q)         0.112    17.519 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=5, routed)           0.167    17.686    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X57Y142        LUT3 (Prop_lut3_I2_O)        0.045    17.731 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]_i_1/O
                         net (fo=1, routed)           0.000    17.731    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[3]_i_1
    SLICE_X57Y142        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.854    17.521    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X57Y142                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.114    17.407    
    SLICE_X57Y142        FDCE (Hold_fdce_C_D)         0.055    17.462    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.462    
                         arrival time                          17.731    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.440%)  route 0.167ns (51.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.814     0.814    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X61Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDCE (Prop_fdce_C_Q)         0.112     0.926 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.167     1.093    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered
    SLICE_X61Y146        LUT5 (Prop_lut5_I4_O)        0.045     1.138 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.138    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.tx_buffered_i_1
    SLICE_X61Y146        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.944     0.944    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X61Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.130     0.814    
    SLICE_X61Y146        FDCE (Hold_fdce_C_D)         0.055     0.869    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.248%)  route 0.168ns (51.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.163     1.163    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y151                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.112     1.275 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/Q
                         net (fo=2, routed)           0.168     1.443    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg_reg[0]
    SLICE_X81Y151        LUT6 (Prop_lut6_I5_O)        0.045     1.488 r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.488    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[0]_i_1
    SLICE_X81Y151        FDCE                                         r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.335     1.335    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Update
    SLICE_X81Y151                                                     r  mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism             -0.172     1.163    
    SLICE_X81Y151        FDCE (Hold_fdce_C_D)         0.055     1.218    mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.157ns (48.134%)  route 0.169ns (51.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.863     0.863    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X59Y148                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDCE (Prop_fdce_C_Q)         0.112     0.975 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.169     1.144    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X59Y148        LUT3 (Prop_lut3_I2_O)        0.045     1.189 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.189    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Debug_Rst_i_i_1
    SLICE_X59Y148        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.995     0.995    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X59Y148                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.132     0.863    
    SLICE_X59Y148        FDCE (Hold_fdce_C_D)         0.055     0.918    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.329ns  (logic 0.157ns (47.756%)  route 0.172ns (52.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 17.564 - 16.667 ) 
    Source Clock Delay      (SCD):    0.781ns = ( 17.447 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.781    17.447    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X58Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143        FDCE (Prop_fdce_C_Q)         0.112    17.559 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=5, routed)           0.172    17.731    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X58Y143        LUT3 (Prop_lut3_I2_O)        0.045    17.776 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=1, routed)           0.000    17.776    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1
    SLICE_X58Y143        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.898    17.564    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X58Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.117    17.447    
    SLICE_X58Y143        FDCE (Hold_fdce_C_D)         0.056    17.503    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.503    
                         arrival time                          17.776    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/D
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.337ns  (logic 0.163ns (48.364%)  route 0.174ns (51.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 17.720 - 16.667 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 17.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.921    17.587    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X62Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDCE (Prop_fdce_C_Q)         0.118    17.705 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/Q
                         net (fo=5, routed)           0.174    17.879    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_reg[6]_rep__0
    SLICE_X62Y143        LUT3 (Prop_lut3_I2_O)        0.045    17.924 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    17.924    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[6]_rep_i_1__0
    SLICE_X62Y143        FDCE                                         r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.054    17.720    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X62Y143                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.133    17.587    
    SLICE_X62Y143        FDCE (Hold_fdce_C_D)         0.063    17.650    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        -17.650    
                         arrival time                          17.924    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                                   
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X59Y148  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C           
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X58Y148  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C       
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X55Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C                     
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X58Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C      
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X61Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C  
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X59Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X56Y145  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X56Y145  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X56Y145  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X56Y144  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X59Y148  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C           
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y148  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C       
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X55Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C                     
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X55Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C                     
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C      
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X59Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X56Y144  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X56Y144  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C          
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C            
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C            
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_rep/C        
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_rep/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_rep__0/C     
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X57Y146  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_rep__0/C     
High Pulse Width  Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C            
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X58Y143  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C            



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X36Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X36Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X36Y129        FDRE (Setup_fdre_C_R)       -0.592    63.149    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         63.149    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.227    

Slack (MET) :             57.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X36Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X36Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X36Y129        FDRE (Setup_fdre_C_R)       -0.592    63.149    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.149    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.227    

Slack (MET) :             57.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X36Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X36Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X36Y129        FDRE (Setup_fdre_C_R)       -0.592    63.149    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         63.149    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.227    

Slack (MET) :             57.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X36Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X36Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X36Y129        FDRE (Setup_fdre_C_R)       -0.592    63.149    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.149    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.227    

Slack (MET) :             57.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X37Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X37Y129        FDRE (Setup_fdre_C_R)       -0.521    63.220    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         63.220    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.298    

Slack (MET) :             57.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X37Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X37Y129        FDRE (Setup_fdre_C_R)       -0.521    63.220    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         63.220    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.298    

Slack (MET) :             57.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X37Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X37Y129        FDRE (Setup_fdre_C_R)       -0.521    63.220    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.220    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.298    

Slack (MET) :             57.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.502ns (29.880%)  route 1.178ns (70.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 33.777 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.123     5.408 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.514     5.922    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.368    63.777    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X37Y129                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.777    
                         clock uncertainty           -0.035    63.741    
    SLICE_X37Y129        FDRE (Setup_fdre_C_R)       -0.521    63.220    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.220    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 57.298    

Slack (MET) :             57.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.484ns (28.569%)  route 1.210ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 33.772 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.105     5.390 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.547     5.936    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.363    63.772    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.772    
                         clock uncertainty           -0.035    63.736    
    SLICE_X39Y127        FDCE (Setup_fdce_C_CE)      -0.168    63.568    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.568    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 57.632    

Slack (MET) :             57.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.484ns (28.569%)  route 1.210ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 33.772 - 30.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.692     2.692    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.469     4.242    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.379     4.621 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.664     5.285    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.105     5.390 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.547     5.936    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    62.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    62.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.363    63.772    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.772    
                         clock uncertainty           -0.035    63.736    
    SLICE_X39Y127        FDCE (Setup_fdce_C_CE)      -0.168    63.568    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.568    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 57.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.086%)  route 0.453ns (70.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    62.714    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X38Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X38Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.714    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.086%)  route 0.453ns (70.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    62.714    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X38Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X38Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.714    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.086%)  route 0.453ns (70.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    62.714    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X38Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X38Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.714    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.086%)  route 0.453ns (70.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    62.714    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X38Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X38Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.714    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.187ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.780%)  route 0.460ns (71.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.182    62.721    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y128        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.876    32.538    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y128                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    32.538    
                         clock uncertainty            0.035    32.573    
    SLICE_X39Y128        FDCE (Hold_fdce_C_CE)       -0.039    32.534    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                        -32.534    
                         arrival time                          62.721    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.187ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.780%)  route 0.460ns (71.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.182    62.721    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y128        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.876    32.538    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y128                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    32.538    
                         clock uncertainty            0.035    32.573    
    SLICE_X39Y128        FDCE (Hold_fdce_C_CE)       -0.039    32.534    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                        -32.534    
                         arrival time                          62.721    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.642%)  route 0.512ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.234    62.773    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X39Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.773    
  -------------------------------------------------------------------
                         slack                                 30.240    

Slack (MET) :             30.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.642%)  route 0.512ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.234    62.773    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X39Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.773    
  -------------------------------------------------------------------
                         slack                                 30.240    

Slack (MET) :             30.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.642%)  route 0.512ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.234    62.773    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X39Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.773    
  -------------------------------------------------------------------
                         slack                                 30.240    

Slack (MET) :             30.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.642%)  route 0.512ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.443    61.443    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    61.469 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.606    62.075    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X38Y128                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.141    62.216 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.279    62.494    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.045    62.539 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.234    62.773    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X39Y127        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633    31.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    31.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.875    32.537    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X39Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    32.537    
                         clock uncertainty            0.035    32.572    
    SLICE_X39Y127        FDCE (Hold_fdce_C_CE)       -0.039    32.533    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                        -32.533    
                         arrival time                          62.773    
  -------------------------------------------------------------------
                         slack                                 30.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mcu_clk_wiz_1_0
  To Clock:  clk_out1_mcu_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.484ns (16.255%)  route 2.494ns (83.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 8.801 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.727     0.346    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X42Y129        LUT2 (Prop_lut2_I1_O)        0.105     0.451 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.766     2.217    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X38Y125        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.362     8.801    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y125                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.412     9.213    
                         clock uncertainty           -0.088     9.124    
    SLICE_X38Y125        FDPE (Recov_fdpe_C_PRE)     -0.292     8.832    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.484ns (18.769%)  route 2.095ns (81.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 8.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.727     0.346    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X42Y129        LUT2 (Prop_lut2_I1_O)        0.105     0.451 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.367     1.819    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y136        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.300     8.739    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y136                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.397     9.136    
                         clock uncertainty           -0.088     9.047    
    SLICE_X49Y136        FDPE (Recov_fdpe_C_PRE)     -0.292     8.755    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.379ns (20.921%)  route 1.433ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.433     1.051    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y132        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.298     8.737    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.397     9.134    
                         clock uncertainty           -0.088     9.045    
    SLICE_X45Y132        FDCE (Recov_fdce_C_CLR)     -0.331     8.714    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.379ns (20.921%)  route 1.433ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.433     1.051    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y132        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.298     8.737    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.397     9.134    
                         clock uncertainty           -0.088     9.045    
    SLICE_X45Y132        FDCE (Recov_fdce_C_CLR)     -0.331     8.714    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.379ns (20.921%)  route 1.433ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.433     1.051    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y132        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.298     8.737    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y132                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.397     9.134    
                         clock uncertainty           -0.088     9.045    
    SLICE_X45Y132        FDCE (Recov_fdce_C_CLR)     -0.331     8.714    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.484ns (26.301%)  route 1.356ns (73.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 8.802 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.469    -0.762    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y126                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.383 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.809     0.426    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.105     0.531 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.547     1.078    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X41Y123        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.363     8.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.397     9.199    
                         clock uncertainty           -0.088     9.110    
    SLICE_X41Y123        FDPE (Recov_fdpe_C_PRE)     -0.292     8.818    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.484ns (26.301%)  route 1.356ns (73.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 8.802 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.469    -0.762    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y126                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.383 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.809     0.426    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.105     0.531 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.547     1.078    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X40Y123        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.363     8.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.397     9.199    
                         clock uncertainty           -0.088     9.110    
    SLICE_X40Y123        FDPE (Recov_fdpe_C_PRE)     -0.292     8.818    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.379ns (22.581%)  route 1.299ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.299     0.918    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.298     8.737    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.397     9.134    
                         clock uncertainty           -0.088     9.045    
    SLICE_X43Y133        FDCE (Recov_fdce_C_CLR)     -0.331     8.714    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.379ns (22.581%)  route 1.299ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.471    -0.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y127                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.379    -0.381 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.299     0.918    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X42Y133        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.298     8.737    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.397     9.134    
                         clock uncertainty           -0.088     9.045    
    SLICE_X42Y133        FDPE (Recov_fdpe_C_PRE)     -0.292     8.753    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.379ns (23.710%)  route 1.220ns (76.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.552    -4.078 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.766    -2.312    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.231 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.469    -0.762    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDPE (Prop_fdpe_C_Q)         0.379    -0.383 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.220     0.836    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I5[0]
    SLICE_X42Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    C18                                               0.000    10.000 r  clk50m
                         net (fo=0)                   0.000    10.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.343    11.343 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.664     5.683 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.679     7.362    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.439 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        1.292     8.731    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X42Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.397     9.128    
                         clock uncertainty           -0.088     9.039    
    SLICE_X42Y121        FDCE (Recov_fdce_C_CLR)     -0.292     8.747    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  7.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y134        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.852    -0.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y134                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.261    -0.709    
    SLICE_X48Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.776    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.117%)  route 0.210ns (59.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.580    -0.727    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y130                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.586 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.210    -0.376    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X44Y130        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.849    -0.974    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X44Y130                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.259    -0.714    
    SLICE_X44Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.781    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.179%)  route 0.210ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210    -0.372    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I3[0]
    SLICE_X49Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.851    -0.972    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X49Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.261    -0.710    
    SLICE_X49Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.179%)  route 0.210ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210    -0.372    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I3[0]
    SLICE_X49Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.851    -0.972    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X49Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.261    -0.710    
    SLICE_X49Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.179%)  route 0.210ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.706    -2.019 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.687    -1.333    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.307 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.584    -0.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.582 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210    -0.372    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X49Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk50m
                         net (fo=0)                   0.000     0.000    mcu_i/clk_wiz_1/U0/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mcu_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    mcu_i/clk_wiz_1/U0/clk_in1_mcu_clk_wiz_1_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.508    -2.594 r  mcu_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.743    -1.851    mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.822 r  mcu_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=4049, routed)        0.851    -0.972    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X49Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism              0.261    -0.710    
    SLICE_X49Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.694ns (12.628%)  route 4.802ns (87.372%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 33.772 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.096     9.736    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X40Y121        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.363    33.772    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X40Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.429    34.201    
                         clock uncertainty           -0.035    34.165    
    SLICE_X40Y121        FDPE (Recov_fdpe_C_PRE)     -0.258    33.907    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.907    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 24.172    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.694ns (13.098%)  route 4.605ns (86.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.899     9.538    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y121        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 24.223    

Slack (MET) :             24.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.694ns (13.397%)  route 4.486ns (86.603%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.780     9.420    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y122        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 24.342    

Slack (MET) :             24.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.694ns (13.397%)  route 4.486ns (86.603%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 33.699 - 30.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.691     2.691    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.772 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.468     4.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X38Y127                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.379     4.619 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.083     5.702    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.807 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.624     6.431    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.105     6.536 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.999     7.535    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y129        LUT2 (Prop_lut2_I0_O)        0.105     7.640 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.780     9.420    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y122        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.332    32.332    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.409 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.290    33.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.429    34.128    
                         clock uncertainty           -0.035    34.092    
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)     -0.331    33.761    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.761    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 24.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.741%)  route 0.180ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.582     2.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y135                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDPE (Prop_fdpe_C_Q)         0.164     2.212 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     2.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X48Y133        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.849     2.511    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X48Y133                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.450     2.061    
    SLICE_X48Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.994    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.237%)  route 0.183ns (52.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.607     2.073    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X40Y120                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDPE (Prop_fdpe_C_Q)         0.164     2.237 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.420    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y118        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.879     2.541    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X40Y118                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.452     2.089    
    SLICE_X40Y118        FDCE (Remov_fdce_C_CLR)     -0.067     2.022    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.237%)  route 0.183ns (52.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.440     1.440    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.466 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.607     2.073    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X40Y120                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDPE (Prop_fdpe_C_Q)         0.164     2.237 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.420    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y118        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.633     1.633    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.662 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.879     2.541    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X40Y118                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.452     2.089    
    SLICE_X40Y118        FDPE (Remov_fdpe_C_PRE)     -0.071     2.018    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.414ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.574ns  (logic 0.390ns (24.782%)  route 1.184ns (75.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 34.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 18.307 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.640    18.307    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.285    18.592 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          0.746    19.338    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y146        LUT2 (Prop_lut2_I1_O)        0.105    19.443 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.438    19.881    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2
    SLICE_X58Y146        FDCE                                         f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.377    34.710    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X58Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.026    34.736    
                         clock uncertainty           -0.035    34.701    
    SLICE_X58Y146        FDCE (Recov_fdce_C_CLR)     -0.406    34.295    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.295    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                 14.414    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.032ns  (logic 0.495ns (16.325%)  route 2.537ns (83.675%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 51.388 - 50.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 18.107 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.441    18.107    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/UPDATE
    SLICE_X54Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDCE (Prop_fdce_C_Q)         0.285    18.392 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=4, routed)           0.684    19.077    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector[3]
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.105    19.182 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I_i_1/O
                         net (fo=63, routed)          1.562    20.743    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y146        LUT1 (Prop_lut1_I0_O)        0.105    20.848 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay/O
                         net (fo=1, routed)           0.291    21.140    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n
    SLICE_X55Y146        FDCE                                         f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          1.388    51.388    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.095    51.483    
                         clock uncertainty           -0.035    51.448    
    SLICE_X55Y146        FDCE (Recov_fdce_C_CLR)     -0.406    51.042    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         51.042    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                 29.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.294ns  (logic 0.202ns (15.610%)  route 1.092ns (84.390%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns = ( 17.650 - 16.667 ) 
    Source Clock Delay      (SCD):    0.764ns = ( 17.430 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.764    17.430    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/UPDATE
    SLICE_X54Y137                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDCE (Prop_fdce_C_Q)         0.112    17.542 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=4, routed)           0.184    17.727    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/PORT_Selector[1]
    SLICE_X54Y137        LUT5 (Prop_lut5_I3_O)        0.045    17.772 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I_i_1/O
                         net (fo=63, routed)          0.792    18.563    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y146        LUT1 (Prop_lut1_I0_O)        0.045    18.608 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay/O
                         net (fo=1, routed)           0.116    18.725    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n
    SLICE_X55Y146        FDCE                                         f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.983    17.650    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.050    17.600    
    SLICE_X55Y146        FDCE (Remov_fdce_C_CLR)     -0.128    17.472    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.472    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             17.380ns  (arrival time - required time)
  Source:                 mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.157ns (22.600%)  route 0.538ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.847    17.514    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X55Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.112    17.626 r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=42, routed)          0.359    17.985    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y146        LUT2 (Prop_lut2_I1_O)        0.045    18.030 f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.179    18.209    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2
    SLICE_X58Y146        FDCE                                         f  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=80, routed)          0.934     0.934    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/UPDATE
    SLICE_X58Y146                                                     r  mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.013     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X58Y146        FDCE (Remov_fdce_C_CLR)     -0.128     0.828    mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                          18.209    
  -------------------------------------------------------------------
                         slack                                 17.380    





