
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009eb8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800a188  0800a188  0000b188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a248  0800a248  0000b248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a250  0800a250  0000b250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a254  0800a254  0000b254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800a258  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000480  24000060  0800a2b8  0000c060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240004e0  0800a2b8  0000c4e0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 10 .debug_info   000152f7  00000000  00000000  0000c08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028a3  00000000  00000000  00021385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  00023c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c68  00000000  00000000  00024c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035095  00000000  00000000  000258f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001559c  00000000  00000000  0005a985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b27d  00000000  00000000  0006ff21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cb19e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a4c  00000000  00000000  001cb1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  001cfc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000060 	.word	0x24000060
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a170 	.word	0x0800a170

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000064 	.word	0x24000064
 800030c:	0800a170 	.word	0x0800a170

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	@ 0x28
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2224      	movs	r2, #36	@ 0x24
 80003ba:	2100      	movs	r1, #0
 80003bc:	4618      	mov	r0, r3
 80003be:	f009 fa59 	bl	8009874 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003c2:	4b3e      	ldr	r3, [pc, #248]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <MX_ADC3_Init+0x110>)
 80003c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c8:	4b3c      	ldr	r3, [pc, #240]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003ce:	4b3b      	ldr	r3, [pc, #236]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d0:	2208      	movs	r2, #8
 80003d2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80003d4:	4b39      	ldr	r3, [pc, #228]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003da:	4b38      	ldr	r3, [pc, #224]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003e0:	4b36      	ldr	r3, [pc, #216]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e2:	2208      	movs	r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003e6:	4b35      	ldr	r3, [pc, #212]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80003ec:	4b33      	ldr	r3, [pc, #204]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 80003f2:	4b32      	ldr	r3, [pc, #200]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003f4:	2203      	movs	r2, #3
 80003f6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000406:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800040e:	2201      	movs	r2, #1
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000414:	4b29      	ldr	r3, [pc, #164]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000416:	2200      	movs	r2, #0
 8000418:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041a:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800041c:	2203      	movs	r2, #3
 800041e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000420:	4b26      	ldr	r3, [pc, #152]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000422:	2200      	movs	r2, #0
 8000424:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000428:	2200      	movs	r2, #0
 800042a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800042c:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000436:	2200      	movs	r2, #0
 8000438:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800043a:	4820      	ldr	r0, [pc, #128]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800043c:	f001 fa8e 	bl	800195c <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000446:	f000 fd79 	bl	8000f3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800044a:	2301      	movs	r3, #1
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2306      	movs	r3, #6
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 8000452:	2305      	movs	r3, #5
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045c:	2304      	movs	r3, #4
 800045e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4619      	mov	r1, r3
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800046e:	f001 fecb 	bl	8002208 <HAL_ADC_ConfigChannel>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000478:	f000 fd60 	bl	8000f3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_ADC3_Init+0x114>)
 800047e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	230c      	movs	r3, #12
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800048a:	f001 febd 	bl	8002208 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000494:	f000 fd52 	bl	8000f3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <MX_ADC3_Init+0x118>)
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800049c:	2312      	movs	r3, #18
 800049e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80004a6:	f001 feaf 	bl	8002208 <HAL_ADC_ConfigChannel>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 80004b0:	f000 fd44 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3728      	adds	r7, #40	@ 0x28
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	2400007c 	.word	0x2400007c
 80004c0:	58026000 	.word	0x58026000
 80004c4:	19200040 	.word	0x19200040
 80004c8:	1d500080 	.word	0x1d500080

080004cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0ba      	sub	sp, #232	@ 0xe8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	22b8      	movs	r2, #184	@ 0xb8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f009 f9c1 	bl	8009874 <memset>
  if(adcHandle->Instance==ADC3)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a53      	ldr	r2, [pc, #332]	@ (8000644 <HAL_ADC_MspInit+0x178>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	f040 809e 	bne.w	800063a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800050a:	2304      	movs	r3, #4
 800050c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800050e:	230c      	movs	r3, #12
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000512:	2304      	movs	r3, #4
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800051e:	23c0      	movs	r3, #192	@ 0xc0
 8000520:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8000526:	2300      	movs	r3, #0
 8000528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800052a:	2300      	movs	r3, #0
 800052c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4618      	mov	r0, r3
 8000536:	f006 fd95 	bl	8007064 <HAL_RCCEx_PeriphCLKConfig>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000540:	f000 fcfc 	bl	8000f3c <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000544:	4b40      	ldr	r3, [pc, #256]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054a:	4a3f      	ldr	r2, [pc, #252]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800054c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000554:	4b3c      	ldr	r3, [pc, #240]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800055a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b39      	ldr	r3, [pc, #228]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	4a37      	ldr	r2, [pc, #220]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000572:	4b35      	ldr	r3, [pc, #212]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000578:	f003 0320 	and.w	r3, r3, #32
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	4a30      	ldr	r2, [pc, #192]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000590:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800059e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4824      	ldr	r0, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x180>)
 80005ba:	f005 fc21 	bl	8005e00 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80005be:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80005c2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80005c6:	f000 fef1 	bl	80013ac <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <HAL_ADC_MspInit+0x188>)
 80005ce:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d2:	2273      	movs	r2, #115	@ 0x73
 80005d4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ea:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80005fa:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000600:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000610:	f002 fd76 	bl	8003100 <HAL_DMA_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800061a:	f000 fc8f 	bl	8000f3c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000622:	659a      	str	r2, [r3, #88]	@ 0x58
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	207f      	movs	r0, #127	@ 0x7f
 8000630:	f002 fcb9 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000634:	207f      	movs	r0, #127	@ 0x7f
 8000636:	f002 fcd0 	bl	8002fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800063a:	bf00      	nop
 800063c:	37e8      	adds	r7, #232	@ 0xe8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58026000 	.word	0x58026000
 8000648:	58024400 	.word	0x58024400
 800064c:	58021400 	.word	0x58021400
 8000650:	240000ec 	.word	0x240000ec
 8000654:	40020010 	.word	0x40020010

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f002 fc90 	bl	8002fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f002 fca7 	bl	8002fda <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800069c:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 800069e:	4a30      	ldr	r2, [pc, #192]	@ (8000760 <MX_FDCAN1_Init+0xc8>)
 80006a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80006a2:	4b2e      	ldr	r3, [pc, #184]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006a8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 80006aa:	4b2c      	ldr	r3, [pc, #176]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006ac:	2203      	movs	r2, #3
 80006ae:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80006b0:	4b2a      	ldr	r3, [pc, #168]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006b6:	4b29      	ldr	r3, [pc, #164]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006bc:	4b27      	ldr	r3, [pc, #156]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006be:	2200      	movs	r2, #0
 80006c0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80006c2:	4b26      	ldr	r3, [pc, #152]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 24;
 80006c8:	4b24      	ldr	r3, [pc, #144]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006ca:	2218      	movs	r2, #24
 80006cc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 167;
 80006ce:	4b23      	ldr	r3, [pc, #140]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006d0:	22a7      	movs	r2, #167	@ 0xa7
 80006d2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 24;
 80006d4:	4b21      	ldr	r3, [pc, #132]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006d6:	2218      	movs	r2, #24
 80006d8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80006da:	4b20      	ldr	r3, [pc, #128]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006dc:	2201      	movs	r2, #1
 80006de:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006e0:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80006e6:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006f8:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006fe:	4b17      	ldr	r3, [pc, #92]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000700:	2200      	movs	r2, #0
 8000702:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000706:	2201      	movs	r2, #1
 8000708:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_12;
 800070a:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 800070c:	2205      	movs	r2, #5
 800070e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000712:	2200      	movs	r2, #0
 8000714:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000718:	2204      	movs	r2, #4
 800071a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 800071e:	2200      	movs	r2, #0
 8000720:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000724:	2204      	movs	r2, #4
 8000726:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 800072a:	2200      	movs	r2, #0
 800072c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800072e:	4b0b      	ldr	r3, [pc, #44]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000730:	2200      	movs	r2, #0
 8000732:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000736:	2201      	movs	r2, #1
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000742:	2205      	movs	r2, #5
 8000744:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000746:	4805      	ldr	r0, [pc, #20]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 8000748:	f004 f998 	bl	8004a7c <HAL_FDCAN_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000752:	f000 fbf3 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	24000164 	.word	0x24000164
 8000760:	4000a000 	.word	0x4000a000

08000764 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000768:	4b2f      	ldr	r3, [pc, #188]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 800076a:	4a30      	ldr	r2, [pc, #192]	@ (800082c <MX_FDCAN2_Init+0xc8>)
 800076c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800076e:	4b2e      	ldr	r3, [pc, #184]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000770:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000774:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 8000776:	4b2c      	ldr	r3, [pc, #176]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000778:	2203      	movs	r2, #3
 800077a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800077c:	4b2a      	ldr	r3, [pc, #168]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000782:	4b29      	ldr	r3, [pc, #164]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000788:	4b27      	ldr	r3, [pc, #156]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800078e:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000790:	2201      	movs	r2, #1
 8000792:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 24;
 8000794:	4b24      	ldr	r3, [pc, #144]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000796:	2218      	movs	r2, #24
 8000798:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 167;
 800079a:	4b23      	ldr	r3, [pc, #140]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 800079c:	22a7      	movs	r2, #167	@ 0xa7
 800079e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 24;
 80007a0:	4b21      	ldr	r3, [pc, #132]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007a2:	2218      	movs	r2, #24
 80007a4:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80007a6:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80007b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 11;
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007c0:	220b      	movs	r2, #11
 80007c2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007ca:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007d6:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007d8:	2204      	movs	r2, #4
 80007da:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007de:	2201      	movs	r2, #1
 80007e0:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_12;
 80007e2:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007e4:	2205      	movs	r2, #5
 80007e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007f0:	2204      	movs	r2, #4
 80007f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000802:	2201      	movs	r2, #1
 8000804:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000808:	2200      	movs	r2, #0
 800080a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 800080e:	2205      	movs	r2, #5
 8000810:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_FDCAN2_Init+0xc4>)
 8000814:	f004 f932 	bl	8004a7c <HAL_FDCAN_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800081e:	f000 fb8d 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	24000204 	.word	0x24000204
 800082c:	4000a400 	.word	0x4000a400

08000830 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b0ba      	sub	sp, #232	@ 0xe8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000848:	f107 0318 	add.w	r3, r7, #24
 800084c:	22b8      	movs	r2, #184	@ 0xb8
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f009 f80f 	bl	8009874 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a73      	ldr	r2, [pc, #460]	@ (8000a28 <HAL_FDCAN_MspInit+0x1f8>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d16d      	bne.n	800093c <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000860:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800086c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000874:	f107 0318 	add.w	r3, r7, #24
 8000878:	4618      	mov	r0, r3
 800087a:	f006 fbf3 	bl	8007064 <HAL_RCCEx_PeriphCLKConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000884:	f000 fb5a 	bl	8000f3c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000888:	4b68      	ldr	r3, [pc, #416]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3301      	adds	r3, #1
 800088e:	4a67      	ldr	r2, [pc, #412]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 8000890:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000892:	4b66      	ldr	r3, [pc, #408]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d10e      	bne.n	80008b8 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800089a:	4b65      	ldr	r3, [pc, #404]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 800089c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008a0:	4a63      	ldr	r2, [pc, #396]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80008a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008aa:	4b61      	ldr	r3, [pc, #388]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80008ac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b8:	4b5d      	ldr	r3, [pc, #372]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80008ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008be:	4a5c      	ldr	r2, [pc, #368]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80008c0:	f043 0308 	orr.w	r3, r3, #8
 80008c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c8:	4b59      	ldr	r3, [pc, #356]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ce:	f003 0308 	and.w	r3, r3, #8
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008d6:	2301      	movs	r3, #1
 80008d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e2:	2301      	movs	r3, #1
 80008e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008ee:	2309      	movs	r3, #9
 80008f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008f8:	4619      	mov	r1, r3
 80008fa:	484e      	ldr	r0, [pc, #312]	@ (8000a34 <HAL_FDCAN_MspInit+0x204>)
 80008fc:	f005 fa80 	bl	8005e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000900:	2302      	movs	r3, #2
 8000902:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000918:	2309      	movs	r3, #9
 800091a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800091e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000922:	4619      	mov	r1, r3
 8000924:	4843      	ldr	r0, [pc, #268]	@ (8000a34 <HAL_FDCAN_MspInit+0x204>)
 8000926:	f005 fa6b 	bl	8005e00 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2013      	movs	r0, #19
 8000930:	f002 fb39 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000934:	2013      	movs	r0, #19
 8000936:	f002 fb50 	bl	8002fda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800093a:	e071      	b.n	8000a20 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a3d      	ldr	r2, [pc, #244]	@ (8000a38 <HAL_FDCAN_MspInit+0x208>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d16c      	bne.n	8000a20 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000946:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800094a:	f04f 0300 	mov.w	r3, #0
 800094e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000952:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000956:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800095a:	f107 0318 	add.w	r3, r7, #24
 800095e:	4618      	mov	r0, r3
 8000960:	f006 fb80 	bl	8007064 <HAL_RCCEx_PeriphCLKConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 800096a:	f000 fae7 	bl	8000f3c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800096e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	3301      	adds	r3, #1
 8000974:	4a2d      	ldr	r2, [pc, #180]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 8000976:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000978:	4b2c      	ldr	r3, [pc, #176]	@ (8000a2c <HAL_FDCAN_MspInit+0x1fc>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d10e      	bne.n	800099e <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000980:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 8000982:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000986:	4a2a      	ldr	r2, [pc, #168]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 8000988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800098c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000990:	4b27      	ldr	r3, [pc, #156]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 8000992:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	4b24      	ldr	r3, [pc, #144]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a4:	4a22      	ldr	r2, [pc, #136]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80009a6:	f043 0302 	orr.w	r3, r3, #2
 80009aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009ae:	4b20      	ldr	r3, [pc, #128]	@ (8000a30 <HAL_FDCAN_MspInit+0x200>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b4:	f003 0302 	and.w	r3, r3, #2
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009bc:	2320      	movs	r3, #32
 80009be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	2302      	movs	r3, #2
 80009c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009d4:	2309      	movs	r3, #9
 80009d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009da:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009de:	4619      	mov	r1, r3
 80009e0:	4816      	ldr	r0, [pc, #88]	@ (8000a3c <HAL_FDCAN_MspInit+0x20c>)
 80009e2:	f005 fa0d 	bl	8005e00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e6:	2340      	movs	r3, #64	@ 0x40
 80009e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009fe:	2309      	movs	r3, #9
 8000a00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a08:	4619      	mov	r1, r3
 8000a0a:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <HAL_FDCAN_MspInit+0x20c>)
 8000a0c:	f005 f9f8 	bl	8005e00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2100      	movs	r1, #0
 8000a14:	2014      	movs	r0, #20
 8000a16:	f002 fac6 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a1a:	2014      	movs	r0, #20
 8000a1c:	f002 fadd 	bl	8002fda <HAL_NVIC_EnableIRQ>
}
 8000a20:	bf00      	nop
 8000a22:	37e8      	adds	r7, #232	@ 0xe8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	4000a000 	.word	0x4000a000
 8000a2c:	240002a4 	.word	0x240002a4
 8000a30:	58024400 	.word	0x58024400
 8000a34:	58020c00 	.word	0x58020c00
 8000a38:	4000a400 	.word	0x4000a400
 8000a3c:	58020400 	.word	0x58020400

08000a40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b087      	sub	sp, #28
 8000a44:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a46:	4b28      	ldr	r3, [pc, #160]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4c:	4a26      	ldr	r2, [pc, #152]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a4e:	f043 0320 	orr.w	r3, r3, #32
 8000a52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a56:	4b24      	ldr	r3, [pc, #144]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5c:	f003 0320 	and.w	r3, r3, #32
 8000a60:	617b      	str	r3, [r7, #20]
 8000a62:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a64:	4b20      	ldr	r3, [pc, #128]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a74:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a82:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	4a17      	ldr	r2, [pc, #92]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a92:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa0:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa6:	4a10      	ldr	r2, [pc, #64]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab6:	f003 0308 	and.w	r3, r3, #8
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac4:	4a08      	ldr	r2, [pc, #32]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000ac6:	f043 0302 	orr.w	r3, r3, #2
 8000aca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ace:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <MX_GPIO_Init+0xa8>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad4:	f003 0302 	and.w	r3, r3, #2
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]

}
 8000adc:	bf00      	nop
 8000ade:	371c      	adds	r7, #28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	58024400 	.word	0x58024400
 8000aec:	00000000 	.word	0x00000000

08000af0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000af8:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <HAL_ADC_ConvCpltCallback+0x98>)
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	ee07 3a90 	vmov	s15, r3
 8000b00:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b04:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x88>
 8000b08:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b0c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000b80 <HAL_ADC_ConvCpltCallback+0x90>
 8000b10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b14:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b18:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b1a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b20:	885b      	ldrh	r3, [r3, #2]
 8000b22:	ee07 3a90 	vmov	s15, r3
 8000b26:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b2a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x88>
 8000b2e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b32:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000b80 <HAL_ADC_ConvCpltCallback+0x90>
 8000b36:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b3a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b3e:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b40:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000b44:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b46:	889b      	ldrh	r3, [r3, #4]
 8000b48:	ee07 3a90 	vmov	s15, r3
 8000b4c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b50:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x88>
 8000b54:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b58:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000b80 <HAL_ADC_ConvCpltCallback+0x90>
 8000b5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b64:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b66:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	00000000 	.word	0x00000000
 8000b7c:	40affe00 	.word	0x40affe00
 8000b80:	66666666 	.word	0x66666666
 8000b84:	400a6666 	.word	0x400a6666
 8000b88:	240002a8 	.word	0x240002a8
 8000b8c:	240002b0 	.word	0x240002b0

08000b90 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bcc <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8000ba2:	6013      	str	r3, [r2, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d00a      	beq.n	8000bc4 <HAL_FDCAN_RxFifo0Callback+0x34>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK) {
 8000bae:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8000bb0:	4a08      	ldr	r2, [pc, #32]	@ (8000bd4 <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000bb2:	2140      	movs	r1, #64	@ 0x40
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f004 fa3b 	bl	8005030 <HAL_FDCAN_GetRxMessage>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <HAL_FDCAN_RxFifo0Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000bc0:	f000 f9bc 	bl	8000f3c <Error_Handler>
    }
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	240002c0 	.word	0x240002c0
 8000bd0:	24000320 	.word	0x24000320
 8000bd4:	240002ec 	.word	0x240002ec

08000bd8 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000be2:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	3301      	adds	r3, #1
 8000be8:	4a14      	ldr	r2, [pc, #80]	@ (8000c3c <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000bea:	6013      	str	r3, [r2, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	f003 0310 	and.w	r3, r3, #16
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d01e      	beq.n	8000c34 <HAL_FDCAN_RxFifo1Callback+0x5c>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK) {
 8000bf6:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <HAL_FDCAN_RxFifo1Callback+0x68>)
 8000bf8:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <HAL_FDCAN_RxFifo1Callback+0x6c>)
 8000bfa:	2141      	movs	r1, #65	@ 0x41
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f004 fa17 	bl	8005030 <HAL_FDCAN_GetRxMessage>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_FDCAN_RxFifo1Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000c08:	f000 f998 	bl	8000f3c <Error_Handler>
    }

	sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	1c5a      	adds	r2, r3, #1
 8000c12:	490d      	ldr	r1, [pc, #52]	@ (8000c48 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c14:	600a      	str	r2, [r1, #0]
 8000c16:	461a      	mov	r2, r3
 8000c18:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <HAL_FDCAN_RxFifo1Callback+0x74>)
 8000c1a:	480d      	ldr	r0, [pc, #52]	@ (8000c50 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c1c:	f008 fe08 	bl	8009830 <siprintf>
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000c20:	4a0b      	ldr	r2, [pc, #44]	@ (8000c50 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c22:	490c      	ldr	r1, [pc, #48]	@ (8000c54 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8000c24:	480c      	ldr	r0, [pc, #48]	@ (8000c58 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000c26:	f004 f9a8 	bl	8004f7a <HAL_FDCAN_AddMessageToTxFifoQ>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <HAL_FDCAN_RxFifo1Callback+0x5c>
		Error_Handler();
 8000c30:	f000 f984 	bl	8000f3c <Error_Handler>
	}
  }
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	240002c4 	.word	0x240002c4
 8000c40:	24000384 	.word	0x24000384
 8000c44:	24000350 	.word	0x24000350
 8000c48:	240002bc 	.word	0x240002bc
 8000c4c:	0800a188 	.word	0x0800a188
 8000c50:	24000314 	.word	0x24000314
 8000c54:	240002c8 	.word	0x240002c8
 8000c58:	24000164 	.word	0x24000164

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b090      	sub	sp, #64	@ 0x40
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c62:	f000 f93f 	bl	8000ee4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c66:	f000 faeb 	bl	8001240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6a:	f000 f8cd 	bl	8000e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6e:	f7ff fee7 	bl	8000a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c72:	f7ff fcf1 	bl	8000658 <MX_DMA_Init>
  MX_ADC3_Init();
 8000c76:	f7ff fb9b 	bl	80003b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000c7a:	f7ff fd0d 	bl	8000698 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000c7e:	f7ff fd71 	bl	8000764 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000c82:	f107 0320 	add.w	r3, r7, #32
 8000c86:	2220      	movs	r2, #32
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f008 fdf2 	bl	8009874 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000ca4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000cae:	f107 0320 	add.w	r3, r7, #32
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	484d      	ldr	r0, [pc, #308]	@ (8000dec <main+0x190>)
 8000cb6:	f004 f8bf 	bl	8004e38 <HAL_FDCAN_ConfigFilter>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cc0:	f000 f93c 	bl	8000f3c <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2220      	movs	r2, #32
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f008 fdd2 	bl	8009874 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000ce4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ce8:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	483f      	ldr	r0, [pc, #252]	@ (8000df0 <main+0x194>)
 8000cf4:	f004 f8a0 	bl	8004e38 <HAL_FDCAN_ConfigFilter>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <main+0xa6>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cfe:	f000 f91d 	bl	8000f3c <Error_Handler>
  }


  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000d02:	483a      	ldr	r0, [pc, #232]	@ (8000dec <main+0x190>)
 8000d04:	f004 f90e 	bl	8004f24 <HAL_FDCAN_Start>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <main+0xb6>
	  Error_Handler();
 8000d0e:	f000 f915 	bl	8000f3c <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000d12:	4837      	ldr	r0, [pc, #220]	@ (8000df0 <main+0x194>)
 8000d14:	f004 f906 	bl	8004f24 <HAL_FDCAN_Start>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <main+0xc6>
	  Error_Handler();
 8000d1e:	f000 f90d 	bl	8000f3c <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000d22:	2200      	movs	r2, #0
 8000d24:	2101      	movs	r1, #1
 8000d26:	4831      	ldr	r0, [pc, #196]	@ (8000dec <main+0x190>)
 8000d28:	f004 faee 	bl	8005308 <HAL_FDCAN_ActivateNotification>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <main+0xda>
	  /* Notification Error */
	  Error_Handler();
 8000d32:	f000 f903 	bl	8000f3c <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000d36:	2200      	movs	r2, #0
 8000d38:	2110      	movs	r1, #16
 8000d3a:	482d      	ldr	r0, [pc, #180]	@ (8000df0 <main+0x194>)
 8000d3c:	f004 fae4 	bl	8005308 <HAL_FDCAN_ActivateNotification>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <main+0xee>
  {
	  /* Notification Error */
	  Error_Handler();
 8000d46:	f000 f8f9 	bl	8000f3c <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <main+0x198>)
 8000d4c:	2211      	movs	r2, #17
 8000d4e:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000d50:	4b28      	ldr	r3, [pc, #160]	@ (8000df4 <main+0x198>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000d56:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <main+0x198>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_12;
 8000d5c:	4b25      	ldr	r3, [pc, #148]	@ (8000df4 <main+0x198>)
 8000d5e:	2209      	movs	r2, #9
 8000d60:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d62:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <main+0x198>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000d68:	4b22      	ldr	r3, [pc, #136]	@ (8000df4 <main+0x198>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_FD_CAN;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <main+0x198>)
 8000d70:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000d74:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000d76:	4b1f      	ldr	r3, [pc, #124]	@ (8000df4 <main+0x198>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <main+0x198>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <main+0x19c>)
 8000d84:	2222      	movs	r2, #34	@ 0x22
 8000d86:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000d88:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <main+0x19c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000df8 <main+0x19c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_12;
 8000d94:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <main+0x19c>)
 8000d96:	2209      	movs	r2, #9
 8000d98:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d9a:	4b17      	ldr	r3, [pc, #92]	@ (8000df8 <main+0x19c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000da0:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <main+0x19c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_FD_CAN;
 8000da6:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <main+0x19c>)
 8000da8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000dac:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <main+0x19c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000db4:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <main+0x19c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	621a      	str	r2, [r3, #32]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <main+0x1a0>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	1c5a      	adds	r2, r3, #1
 8000dc0:	490e      	ldr	r1, [pc, #56]	@ (8000dfc <main+0x1a0>)
 8000dc2:	600a      	str	r2, [r1, #0]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	490e      	ldr	r1, [pc, #56]	@ (8000e00 <main+0x1a4>)
 8000dc8:	480e      	ldr	r0, [pc, #56]	@ (8000e04 <main+0x1a8>)
 8000dca:	f008 fd31 	bl	8009830 <siprintf>
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK) {
 8000dce:	4a0d      	ldr	r2, [pc, #52]	@ (8000e04 <main+0x1a8>)
 8000dd0:	4909      	ldr	r1, [pc, #36]	@ (8000df8 <main+0x19c>)
 8000dd2:	4807      	ldr	r0, [pc, #28]	@ (8000df0 <main+0x194>)
 8000dd4:	f004 f8d1 	bl	8004f7a <HAL_FDCAN_AddMessageToTxFifoQ>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <main+0x186>
		  Error_Handler();
 8000dde:	f000 f8ad 	bl	8000f3c <Error_Handler>
	  }
	  HAL_Delay (1000);
 8000de2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000de6:	f000 fabd 	bl	8001364 <HAL_Delay>
	  sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000dea:	e7e6      	b.n	8000dba <main+0x15e>
 8000dec:	24000164 	.word	0x24000164
 8000df0:	24000204 	.word	0x24000204
 8000df4:	240002c8 	.word	0x240002c8
 8000df8:	2400032c 	.word	0x2400032c
 8000dfc:	240002bc 	.word	0x240002bc
 8000e00:	0800a194 	.word	0x0800a194
 8000e04:	24000378 	.word	0x24000378

08000e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b09c      	sub	sp, #112	@ 0x70
 8000e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e12:	224c      	movs	r2, #76	@ 0x4c
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f008 fd2c 	bl	8009874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2220      	movs	r2, #32
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f008 fd26 	bl	8009874 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f005 f991 	bl	8006150 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e2e:	2300      	movs	r3, #0
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee0 <SystemClock_Config+0xd8>)
 8000e34:	699b      	ldr	r3, [r3, #24]
 8000e36:	4a2a      	ldr	r2, [pc, #168]	@ (8000ee0 <SystemClock_Config+0xd8>)
 8000e38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e3c:	6193      	str	r3, [r2, #24]
 8000e3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ee0 <SystemClock_Config+0xd8>)
 8000e40:	699b      	ldr	r3, [r3, #24]
 8000e42:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e4a:	bf00      	nop
 8000e4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <SystemClock_Config+0xd8>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e58:	d1f8      	bne.n	8000e4c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000e62:	2340      	movs	r3, #64	@ 0x40
 8000e64:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e66:	2302      	movs	r3, #2
 8000e68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000e72:	230c      	movs	r3, #12
 8000e74:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000e76:	2301      	movs	r3, #1
 8000e78:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e82:	230c      	movs	r3, #12
 8000e84:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e92:	4618      	mov	r0, r3
 8000e94:	f005 f996 	bl	80061c4 <HAL_RCC_OscConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e9e:	f000 f84d 	bl	8000f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea2:	233f      	movs	r3, #63	@ 0x3f
 8000ea4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000eb2:	2340      	movs	r3, #64	@ 0x40
 8000eb4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000eb6:	2340      	movs	r3, #64	@ 0x40
 8000eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000eba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ebe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ec0:	2340      	movs	r3, #64	@ 0x40
 8000ec2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f005 fd55 	bl	8006978 <HAL_RCC_ClockConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000ed4:	f000 f832 	bl	8000f3c <Error_Handler>
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3770      	adds	r7, #112	@ 0x70
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	58024800 	.word	0x58024800

08000ee4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000eea:	463b      	mov	r3, r7
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000ef6:	f002 f88b 	bl	8003010 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000efa:	2301      	movs	r3, #1
 8000efc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f06:	231f      	movs	r3, #31
 8000f08:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f0a:	2387      	movs	r3, #135	@ 0x87
 8000f0c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f12:	2300      	movs	r3, #0
 8000f14:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f16:	2301      	movs	r3, #1
 8000f18:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f26:	463b      	mov	r3, r7
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 f8a9 	bl	8003080 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f2e:	2004      	movs	r0, #4
 8000f30:	f002 f886 	bl	8003040 <HAL_MPU_Enable>

}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f40:	b672      	cpsid	i
}
 8000f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <Error_Handler+0x8>

08000f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <HAL_MspInit+0x30>)
 8000f50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f54:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <HAL_MspInit+0x30>)
 8000f56:	f043 0302 	orr.w	r3, r3, #2
 8000f5a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_MspInit+0x30>)
 8000f60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	58024400 	.word	0x58024400

08000f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <NMI_Handler+0x4>

08000f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <MemManage_Handler+0x4>

08000f94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd2:	f000 f9a7 	bl	8001324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8000fe0:	4802      	ldr	r0, [pc, #8]	@ (8000fec <DMA1_Stream0_IRQHandler+0x10>)
 8000fe2:	f002 fbe5 	bl	80037b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	240000ec 	.word	0x240000ec

08000ff0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <FDCAN1_IT0_IRQHandler+0x10>)
 8000ff6:	f004 fa01 	bl	80053fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	24000164 	.word	0x24000164

08001004 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <FDCAN2_IT0_IRQHandler+0x10>)
 800100a:	f004 f9f7 	bl	80053fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	24000204 	.word	0x24000204

08001018 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <ADC3_IRQHandler+0x10>)
 800101e:	f000 fea5 	bl	8001d6c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2400007c 	.word	0x2400007c

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	@ (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	@ (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f008 fc12 	bl	8009884 <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	@ (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	@ (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	24050000 	.word	0x24050000
 800108c:	00000400 	.word	0x00000400
 8001090:	24000390 	.word	0x24000390
 8001094:	240004e0 	.word	0x240004e0

08001098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800109c:	4b3e      	ldr	r3, [pc, #248]	@ (8001198 <SystemInit+0x100>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010a2:	4a3d      	ldr	r2, [pc, #244]	@ (8001198 <SystemInit+0x100>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010ac:	4b3b      	ldr	r3, [pc, #236]	@ (800119c <SystemInit+0x104>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 030f 	and.w	r3, r3, #15
 80010b4:	2b06      	cmp	r3, #6
 80010b6:	d807      	bhi.n	80010c8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010b8:	4b38      	ldr	r3, [pc, #224]	@ (800119c <SystemInit+0x104>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f023 030f 	bic.w	r3, r3, #15
 80010c0:	4a36      	ldr	r2, [pc, #216]	@ (800119c <SystemInit+0x104>)
 80010c2:	f043 0307 	orr.w	r3, r3, #7
 80010c6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010c8:	4b35      	ldr	r3, [pc, #212]	@ (80011a0 <SystemInit+0x108>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a34      	ldr	r2, [pc, #208]	@ (80011a0 <SystemInit+0x108>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010d4:	4b32      	ldr	r3, [pc, #200]	@ (80011a0 <SystemInit+0x108>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010da:	4b31      	ldr	r3, [pc, #196]	@ (80011a0 <SystemInit+0x108>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	4930      	ldr	r1, [pc, #192]	@ (80011a0 <SystemInit+0x108>)
 80010e0:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <SystemInit+0x10c>)
 80010e2:	4013      	ands	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010e6:	4b2d      	ldr	r3, [pc, #180]	@ (800119c <SystemInit+0x104>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0308 	and.w	r3, r3, #8
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d007      	beq.n	8001102 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010f2:	4b2a      	ldr	r3, [pc, #168]	@ (800119c <SystemInit+0x104>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 030f 	bic.w	r3, r3, #15
 80010fa:	4a28      	ldr	r2, [pc, #160]	@ (800119c <SystemInit+0x104>)
 80010fc:	f043 0307 	orr.w	r3, r3, #7
 8001100:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001102:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <SystemInit+0x108>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001108:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <SystemInit+0x108>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800110e:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <SystemInit+0x108>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001114:	4b22      	ldr	r3, [pc, #136]	@ (80011a0 <SystemInit+0x108>)
 8001116:	4a24      	ldr	r2, [pc, #144]	@ (80011a8 <SystemInit+0x110>)
 8001118:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800111a:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <SystemInit+0x108>)
 800111c:	4a23      	ldr	r2, [pc, #140]	@ (80011ac <SystemInit+0x114>)
 800111e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001120:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <SystemInit+0x108>)
 8001122:	4a23      	ldr	r2, [pc, #140]	@ (80011b0 <SystemInit+0x118>)
 8001124:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001126:	4b1e      	ldr	r3, [pc, #120]	@ (80011a0 <SystemInit+0x108>)
 8001128:	2200      	movs	r2, #0
 800112a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800112c:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <SystemInit+0x108>)
 800112e:	4a20      	ldr	r2, [pc, #128]	@ (80011b0 <SystemInit+0x118>)
 8001130:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001132:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <SystemInit+0x108>)
 8001134:	2200      	movs	r2, #0
 8001136:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001138:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <SystemInit+0x108>)
 800113a:	4a1d      	ldr	r2, [pc, #116]	@ (80011b0 <SystemInit+0x118>)
 800113c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <SystemInit+0x108>)
 8001140:	2200      	movs	r2, #0
 8001142:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001144:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <SystemInit+0x108>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a15      	ldr	r2, [pc, #84]	@ (80011a0 <SystemInit+0x108>)
 800114a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800114e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001150:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <SystemInit+0x108>)
 8001152:	2200      	movs	r2, #0
 8001154:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001156:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <SystemInit+0x108>)
 8001158:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800115c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d113      	bne.n	800118c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001164:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <SystemInit+0x108>)
 8001166:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800116a:	4a0d      	ldr	r2, [pc, #52]	@ (80011a0 <SystemInit+0x108>)
 800116c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001170:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001174:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <SystemInit+0x11c>)
 8001176:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800117a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <SystemInit+0x108>)
 800117e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001182:	4a07      	ldr	r2, [pc, #28]	@ (80011a0 <SystemInit+0x108>)
 8001184:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001188:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000ed00 	.word	0xe000ed00
 800119c:	52002000 	.word	0x52002000
 80011a0:	58024400 	.word	0x58024400
 80011a4:	eaf6ed7f 	.word	0xeaf6ed7f
 80011a8:	02020200 	.word	0x02020200
 80011ac:	01ff0000 	.word	0x01ff0000
 80011b0:	01010280 	.word	0x01010280
 80011b4:	52004000 	.word	0x52004000

080011b8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80011bc:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <ExitRun0Mode+0x2c>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <ExitRun0Mode+0x2c>)
 80011c2:	f043 0302 	orr.w	r3, r3, #2
 80011c6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011c8:	bf00      	nop
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <ExitRun0Mode+0x2c>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f9      	beq.n	80011ca <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	58024800 	.word	0x58024800

080011e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011e8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001224 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011ec:	f7ff ffe4 	bl	80011b8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011f0:	f7ff ff52 	bl	8001098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011f6:	490d      	ldr	r1, [pc, #52]	@ (800122c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011fc:	e002      	b.n	8001204 <LoopCopyDataInit>

080011fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001202:	3304      	adds	r3, #4

08001204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001208:	d3f9      	bcc.n	80011fe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800120c:	4c0a      	ldr	r4, [pc, #40]	@ (8001238 <LoopFillZerobss+0x22>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001210:	e001      	b.n	8001216 <LoopFillZerobss>

08001212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001214:	3204      	adds	r2, #4

08001216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001218:	d3fb      	bcc.n	8001212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800121a:	f008 fb39 	bl	8009890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800121e:	f7ff fd1d 	bl	8000c5c <main>
  bx  lr
 8001222:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001224:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001228:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800122c:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001230:	0800a258 	.word	0x0800a258
  ldr r2, =_sbss
 8001234:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001238:	240004e0 	.word	0x240004e0

0800123c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800123c:	e7fe      	b.n	800123c <ADC_IRQHandler>
	...

08001240 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001246:	2003      	movs	r0, #3
 8001248:	f001 fea2 	bl	8002f90 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800124c:	f005 fd4a 	bl	8006ce4 <HAL_RCC_GetSysClockFreq>
 8001250:	4602      	mov	r2, r0
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <HAL_Init+0x68>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	0a1b      	lsrs	r3, r3, #8
 8001258:	f003 030f 	and.w	r3, r3, #15
 800125c:	4913      	ldr	r1, [pc, #76]	@ (80012ac <HAL_Init+0x6c>)
 800125e:	5ccb      	ldrb	r3, [r1, r3]
 8001260:	f003 031f 	and.w	r3, r3, #31
 8001264:	fa22 f303 	lsr.w	r3, r2, r3
 8001268:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800126a:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <HAL_Init+0x68>)
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	4a0e      	ldr	r2, [pc, #56]	@ (80012ac <HAL_Init+0x6c>)
 8001274:	5cd3      	ldrb	r3, [r2, r3]
 8001276:	f003 031f 	and.w	r3, r3, #31
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	fa22 f303 	lsr.w	r3, r2, r3
 8001280:	4a0b      	ldr	r2, [pc, #44]	@ (80012b0 <HAL_Init+0x70>)
 8001282:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <HAL_Init+0x74>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800128a:	200f      	movs	r0, #15
 800128c:	f000 f814 	bl	80012b8 <HAL_InitTick>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e002      	b.n	80012a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800129a:	f7ff fe55 	bl	8000f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	58024400 	.word	0x58024400
 80012ac:	0800a1ec 	.word	0x0800a1ec
 80012b0:	24000004 	.word	0x24000004
 80012b4:	24000000 	.word	0x24000000

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <HAL_InitTick+0x60>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e021      	b.n	8001310 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <HAL_InitTick+0x64>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_InitTick+0x60>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 fe87 	bl	8002ff6 <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00e      	b.n	8001310 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d80a      	bhi.n	800130e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001300:	f001 fe51 	bl	8002fa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001304:	4a06      	ldr	r2, [pc, #24]	@ (8001320 <HAL_InitTick+0x68>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e000      	b.n	8001310 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2400000c 	.word	0x2400000c
 800131c:	24000000 	.word	0x24000000
 8001320:	24000008 	.word	0x24000008

08001324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <HAL_IncTick+0x20>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_IncTick+0x24>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <HAL_IncTick+0x24>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	2400000c 	.word	0x2400000c
 8001348:	24000394 	.word	0x24000394

0800134c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return uwTick;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <HAL_GetTick+0x14>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	24000394 	.word	0x24000394

08001364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800136c:	f7ff ffee 	bl	800134c <HAL_GetTick>
 8001370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800137c:	d005      	beq.n	800138a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <HAL_Delay+0x44>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4413      	add	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800138a:	bf00      	nop
 800138c:	f7ff ffde 	bl	800134c <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	429a      	cmp	r2, r3
 800139a:	d8f7      	bhi.n	800138c <HAL_Delay+0x28>
  {
  }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2400000c 	.word	0x2400000c

080013ac <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80013b6:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013b8:	685a      	ldr	r2, [r3, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	43db      	mvns	r3, r3
 80013be:	401a      	ands	r2, r3
 80013c0:	4904      	ldr	r1, [pc, #16]	@ (80013d4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	58000400 	.word	0x58000400

080013d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	609a      	str	r2, [r3, #8]
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013fe:	b480      	push	{r7}
 8001400:	b083      	sub	sp, #12
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	609a      	str	r2, [r3, #8]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001440:	b480      	push	{r7}
 8001442:	b087      	sub	sp, #28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a18      	ldr	r2, [pc, #96]	@ (80014b0 <LL_ADC_SetChannelPreselection+0x70>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d027      	beq.n	80014a2 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001458:	2b00      	cmp	r3, #0
 800145a:	d107      	bne.n	800146c <LL_ADC_SetChannelPreselection+0x2c>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	0e9b      	lsrs	r3, r3, #26
 8001460:	f003 031f 	and.w	r3, r3, #31
 8001464:	2201      	movs	r2, #1
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	e015      	b.n	8001498 <LL_ADC_SetChannelPreselection+0x58>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	fa93 f3a3 	rbit	r3, r3
 8001476:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001482:	2320      	movs	r3, #32
 8001484:	e003      	b.n	800148e <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	fab3 f383 	clz	r3, r3
 800148c:	b2db      	uxtb	r3, r3
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	2201      	movs	r2, #1
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	69d2      	ldr	r2, [r2, #28]
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80014a2:	bf00      	nop
 80014a4:	371c      	adds	r7, #28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	58026000 	.word	0x58026000

080014b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
 80014c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3360      	adds	r3, #96	@ 0x60
 80014c6:	461a      	mov	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	4a10      	ldr	r2, [pc, #64]	@ (8001514 <LL_ADC_SetOffset+0x60>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d10b      	bne.n	80014f0 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80014ee:	e00b      	b.n	8001508 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	430b      	orrs	r3, r1
 8001502:	431a      	orrs	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	601a      	str	r2, [r3, #0]
}
 8001508:	bf00      	nop
 800150a:	371c      	adds	r7, #28
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	58026000 	.word	0x58026000

08001518 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	3360      	adds	r3, #96	@ 0x60
 8001526:	461a      	mov	r2, r3
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001538:	4618      	mov	r0, r3
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	f003 031f 	and.w	r3, r3, #31
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	431a      	orrs	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	611a      	str	r2, [r3, #16]
}
 800156a:	bf00      	nop
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	4a0c      	ldr	r2, [pc, #48]	@ (80015b8 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d00e      	beq.n	80015aa <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3360      	adds	r3, #96	@ 0x60
 8001590:	461a      	mov	r2, r3
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	431a      	orrs	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	601a      	str	r2, [r3, #0]
  }
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	58026000 	.word	0x58026000

080015bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80015bc:	b480      	push	{r7}
 80015be:	b087      	sub	sp, #28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4a0c      	ldr	r2, [pc, #48]	@ (80015fc <LL_ADC_SetOffsetSaturation+0x40>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d10e      	bne.n	80015ee <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3360      	adds	r3, #96	@ 0x60
 80015d4:	461a      	mov	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	431a      	orrs	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80015ee:	bf00      	nop
 80015f0:	371c      	adds	r7, #28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	58026000 	.word	0x58026000

08001600 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001600:	b480      	push	{r7}
 8001602:	b087      	sub	sp, #28
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4a0c      	ldr	r2, [pc, #48]	@ (8001640 <LL_ADC_SetOffsetSign+0x40>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d10e      	bne.n	8001632 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	3360      	adds	r3, #96	@ 0x60
 8001618:	461a      	mov	r2, r3
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	431a      	orrs	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001632:	bf00      	nop
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	58026000 	.word	0x58026000

08001644 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	3360      	adds	r3, #96	@ 0x60
 8001654:	461a      	mov	r2, r3
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4a0c      	ldr	r2, [pc, #48]	@ (8001694 <LL_ADC_SetOffsetState+0x50>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d108      	bne.n	8001678 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	431a      	orrs	r2, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001676:	e007      	b.n	8001688 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	431a      	orrs	r2, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	601a      	str	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	371c      	adds	r7, #28
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	58026000 	.word	0x58026000

08001698 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80016be:	b480      	push	{r7}
 80016c0:	b087      	sub	sp, #28
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	60f8      	str	r0, [r7, #12]
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	3330      	adds	r3, #48	@ 0x30
 80016ce:	461a      	mov	r2, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	0a1b      	lsrs	r3, r3, #8
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	f003 030c 	and.w	r3, r3, #12
 80016da:	4413      	add	r3, r2
 80016dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	f003 031f 	and.w	r3, r3, #31
 80016e8:	211f      	movs	r1, #31
 80016ea:	fa01 f303 	lsl.w	r3, r1, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	401a      	ands	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	0e9b      	lsrs	r3, r3, #26
 80016f6:	f003 011f 	and.w	r1, r3, #31
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	fa01 f303 	lsl.w	r3, r1, r3
 8001704:	431a      	orrs	r2, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800170a:	bf00      	nop
 800170c:	371c      	adds	r7, #28
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001722:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	3314      	adds	r3, #20
 800174c:	461a      	mov	r2, r3
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	0e5b      	lsrs	r3, r3, #25
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	4413      	add	r3, r2
 800175a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	0d1b      	lsrs	r3, r3, #20
 8001764:	f003 031f 	and.w	r3, r3, #31
 8001768:	2107      	movs	r1, #7
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43db      	mvns	r3, r3
 8001770:	401a      	ands	r2, r3
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	0d1b      	lsrs	r3, r3, #20
 8001776:	f003 031f 	and.w	r3, r3, #31
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	fa01 f303 	lsl.w	r3, r1, r3
 8001780:	431a      	orrs	r2, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001786:	bf00      	nop
 8001788:	371c      	adds	r7, #28
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <LL_ADC_SetChannelSingleDiff+0x78>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d115      	bne.n	80017d4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017b4:	43db      	mvns	r3, r3
 80017b6:	401a      	ands	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f003 0318 	and.w	r3, r3, #24
 80017be:	4914      	ldr	r1, [pc, #80]	@ (8001810 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80017c0:	40d9      	lsrs	r1, r3
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	400b      	ands	r3, r1
 80017c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017ca:	431a      	orrs	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80017d2:	e014      	b.n	80017fe <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017e0:	43db      	mvns	r3, r3
 80017e2:	401a      	ands	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f003 0318 	and.w	r3, r3, #24
 80017ea:	4909      	ldr	r1, [pc, #36]	@ (8001810 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80017ec:	40d9      	lsrs	r1, r3
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	400b      	ands	r3, r1
 80017f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017f6:	431a      	orrs	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80017fe:	bf00      	nop
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	58026000 	.word	0x58026000
 8001810:	000fffff 	.word	0x000fffff

08001814 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f003 031f 	and.w	r3, r3, #31
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001840:	4618      	mov	r0, r3
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	4b04      	ldr	r3, [pc, #16]	@ (800186c <LL_ADC_DisableDeepPowerDown+0x20>)
 800185a:	4013      	ands	r3, r2
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6093      	str	r3, [r2, #8]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	5fffffc0 	.word	0x5fffffc0

08001870 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001880:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001884:	d101      	bne.n	800188a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <LL_ADC_EnableInternalRegulator+0x24>)
 80018a6:	4013      	ands	r3, r2
 80018a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	6fffffc0 	.word	0x6fffffc0

080018c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80018d4:	d101      	bne.n	80018da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <LL_ADC_IsEnabled+0x18>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <LL_ADC_IsEnabled+0x1a>
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 0304 	and.w	r3, r3, #4
 800191e:	2b04      	cmp	r3, #4
 8001920:	d101      	bne.n	8001926 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	2b08      	cmp	r3, #8
 8001946:	d101      	bne.n	800194c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
	...

0800195c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001964:	2300      	movs	r3, #0
 8001966:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e1ee      	b.n	8001d54 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001980:	2b00      	cmp	r3, #0
 8001982:	d109      	bne.n	8001998 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7fe fda1 	bl	80004cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff67 	bl	8001870 <LL_ADC_IsDeepPowerDownEnabled>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d004      	beq.n	80019b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff4d 	bl	800184c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff82 	bl	80018c0 <LL_ADC_IsInternalRegulatorEnabled>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d114      	bne.n	80019ec <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff66 	bl	8001898 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019cc:	4b8e      	ldr	r3, [pc, #568]	@ (8001c08 <HAL_ADC_Init+0x2ac>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	4a8e      	ldr	r2, [pc, #568]	@ (8001c0c <HAL_ADC_Init+0x2b0>)
 80019d4:	fba2 2303 	umull	r2, r3, r2, r3
 80019d8:	099b      	lsrs	r3, r3, #6
 80019da:	3301      	adds	r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019de:	e002      	b.n	80019e6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1f9      	bne.n	80019e0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff65 	bl	80018c0 <LL_ADC_IsInternalRegulatorEnabled>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d10d      	bne.n	8001a18 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	f043 0210 	orr.w	r2, r3, #16
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a0c:	f043 0201 	orr.w	r2, r3, #1
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff76 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001a22:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f040 8188 	bne.w	8001d42 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f040 8184 	bne.w	8001d42 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a3e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a42:	f043 0202 	orr.w	r2, r3, #2
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff4a 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d136      	bne.n	8001ac8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a6c      	ldr	r2, [pc, #432]	@ (8001c10 <HAL_ADC_Init+0x2b4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d004      	beq.n	8001a6e <HAL_ADC_Init+0x112>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a6a      	ldr	r2, [pc, #424]	@ (8001c14 <HAL_ADC_Init+0x2b8>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d10e      	bne.n	8001a8c <HAL_ADC_Init+0x130>
 8001a6e:	4868      	ldr	r0, [pc, #416]	@ (8001c10 <HAL_ADC_Init+0x2b4>)
 8001a70:	f7ff ff3a 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a74:	4604      	mov	r4, r0
 8001a76:	4867      	ldr	r0, [pc, #412]	@ (8001c14 <HAL_ADC_Init+0x2b8>)
 8001a78:	f7ff ff36 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4323      	orrs	r3, r4
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	bf0c      	ite	eq
 8001a84:	2301      	moveq	r3, #1
 8001a86:	2300      	movne	r3, #0
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	e008      	b.n	8001a9e <HAL_ADC_Init+0x142>
 8001a8c:	4862      	ldr	r0, [pc, #392]	@ (8001c18 <HAL_ADC_Init+0x2bc>)
 8001a8e:	f7ff ff2b 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	bf0c      	ite	eq
 8001a98:	2301      	moveq	r3, #1
 8001a9a:	2300      	movne	r3, #0
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d012      	beq.n	8001ac8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c10 <HAL_ADC_Init+0x2b4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d004      	beq.n	8001ab6 <HAL_ADC_Init+0x15a>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a58      	ldr	r2, [pc, #352]	@ (8001c14 <HAL_ADC_Init+0x2b8>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d101      	bne.n	8001aba <HAL_ADC_Init+0x15e>
 8001ab6:	4a59      	ldr	r2, [pc, #356]	@ (8001c1c <HAL_ADC_Init+0x2c0>)
 8001ab8:	e000      	b.n	8001abc <HAL_ADC_Init+0x160>
 8001aba:	4a59      	ldr	r2, [pc, #356]	@ (8001c20 <HAL_ADC_Init+0x2c4>)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	f7ff fc88 	bl	80013d8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a52      	ldr	r2, [pc, #328]	@ (8001c18 <HAL_ADC_Init+0x2bc>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d129      	bne.n	8001b26 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	7e5b      	ldrb	r3, [r3, #25]
 8001ad6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001adc:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001ae2:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d013      	beq.n	8001b14 <HAL_ADC_Init+0x1b8>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	2b0c      	cmp	r3, #12
 8001af2:	d00d      	beq.n	8001b10 <HAL_ADC_Init+0x1b4>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b1c      	cmp	r3, #28
 8001afa:	d007      	beq.n	8001b0c <HAL_ADC_Init+0x1b0>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b18      	cmp	r3, #24
 8001b02:	d101      	bne.n	8001b08 <HAL_ADC_Init+0x1ac>
 8001b04:	2318      	movs	r3, #24
 8001b06:	e006      	b.n	8001b16 <HAL_ADC_Init+0x1ba>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e004      	b.n	8001b16 <HAL_ADC_Init+0x1ba>
 8001b0c:	2310      	movs	r3, #16
 8001b0e:	e002      	b.n	8001b16 <HAL_ADC_Init+0x1ba>
 8001b10:	2308      	movs	r3, #8
 8001b12:	e000      	b.n	8001b16 <HAL_ADC_Init+0x1ba>
 8001b14:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001b16:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b1e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
 8001b24:	e00e      	b.n	8001b44 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	7e5b      	ldrb	r3, [r3, #25]
 8001b2a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b30:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001b36:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b3e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d106      	bne.n	8001b5c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b52:	3b01      	subs	r3, #1
 8001b54:	045b      	lsls	r3, r3, #17
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d009      	beq.n	8001b78 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b70:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a26      	ldr	r2, [pc, #152]	@ (8001c18 <HAL_ADC_Init+0x2bc>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d115      	bne.n	8001bae <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68da      	ldr	r2, [r3, #12]
 8001b88:	4b26      	ldr	r3, [pc, #152]	@ (8001c24 <HAL_ADC_Init+0x2c8>)
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	69b9      	ldr	r1, [r7, #24]
 8001b92:	430b      	orrs	r3, r1
 8001b94:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	611a      	str	r2, [r3, #16]
 8001bac:	e009      	b.n	8001bc2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68da      	ldr	r2, [r3, #12]
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c28 <HAL_ADC_Init+0x2cc>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	69b9      	ldr	r1, [r7, #24]
 8001bbe:	430b      	orrs	r3, r1
 8001bc0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fea1 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001bcc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff feae 	bl	8001934 <LL_ADC_INJ_IsConversionOngoing>
 8001bd8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 808e 	bne.w	8001cfe <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f040 808a 	bne.w	8001cfe <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <HAL_ADC_Init+0x2bc>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d11b      	bne.n	8001c2c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	7e1b      	ldrb	r3, [r3, #24]
 8001bf8:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c00:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	e018      	b.n	8001c3a <HAL_ADC_Init+0x2de>
 8001c08:	24000000 	.word	0x24000000
 8001c0c:	053e2d63 	.word	0x053e2d63
 8001c10:	40022000 	.word	0x40022000
 8001c14:	40022100 	.word	0x40022100
 8001c18:	58026000 	.word	0x58026000
 8001c1c:	40022300 	.word	0x40022300
 8001c20:	58026300 	.word	0x58026300
 8001c24:	fff04007 	.word	0xfff04007
 8001c28:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7e1b      	ldrb	r3, [r3, #24]
 8001c30:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	4b46      	ldr	r3, [pc, #280]	@ (8001d5c <HAL_ADC_Init+0x400>)
 8001c42:	4013      	ands	r3, r2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	69b9      	ldr	r1, [r7, #24]
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d137      	bne.n	8001cc8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a3f      	ldr	r2, [pc, #252]	@ (8001d60 <HAL_ADC_Init+0x404>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d116      	bne.n	8001c96 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d64 <HAL_ADC_Init+0x408>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c7a:	4311      	orrs	r1, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c80:	4311      	orrs	r1, r2
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001c86:	430a      	orrs	r2, r1
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f042 0201 	orr.w	r2, r2, #1
 8001c92:	611a      	str	r2, [r3, #16]
 8001c94:	e020      	b.n	8001cd8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	691a      	ldr	r2, [r3, #16]
 8001c9c:	4b32      	ldr	r3, [pc, #200]	@ (8001d68 <HAL_ADC_Init+0x40c>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ca4:	3a01      	subs	r2, #1
 8001ca6:	0411      	lsls	r1, r2, #16
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cac:	4311      	orrs	r1, r2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cb2:	4311      	orrs	r1, r2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f042 0201 	orr.w	r2, r2, #1
 8001cc4:	611a      	str	r2, [r3, #16]
 8001cc6:	e007      	b.n	8001cd8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d60 <HAL_ADC_Init+0x404>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d002      	beq.n	8001cfe <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 ff59 	bl	8002bb0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d10c      	bne.n	8001d20 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0c:	f023 010f 	bic.w	r1, r3, #15
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	1e5a      	subs	r2, r3, #1
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d1e:	e007      	b.n	8001d30 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 020f 	bic.w	r2, r2, #15
 8001d2e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d34:	f023 0303 	bic.w	r3, r3, #3
 8001d38:	f043 0201 	orr.w	r2, r3, #1
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d40:	e007      	b.n	8001d52 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d46:	f043 0210 	orr.w	r2, r3, #16
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3724      	adds	r7, #36	@ 0x24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd90      	pop	{r4, r7, pc}
 8001d5c:	ffffbffc 	.word	0xffffbffc
 8001d60:	58026000 	.word	0x58026000
 8001d64:	fc00f81f 	.word	0xfc00f81f
 8001d68:	fc00f81e 	.word	0xfc00f81e

08001d6c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	@ 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a87      	ldr	r2, [pc, #540]	@ (8001fac <HAL_ADC_IRQHandler+0x240>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d004      	beq.n	8001d9c <HAL_ADC_IRQHandler+0x30>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a86      	ldr	r2, [pc, #536]	@ (8001fb0 <HAL_ADC_IRQHandler+0x244>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d101      	bne.n	8001da0 <HAL_ADC_IRQHandler+0x34>
 8001d9c:	4b85      	ldr	r3, [pc, #532]	@ (8001fb4 <HAL_ADC_IRQHandler+0x248>)
 8001d9e:	e000      	b.n	8001da2 <HAL_ADC_IRQHandler+0x36>
 8001da0:	4b85      	ldr	r3, [pc, #532]	@ (8001fb8 <HAL_ADC_IRQHandler+0x24c>)
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fd36 	bl	8001814 <LL_ADC_GetMultimode>
 8001da8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d017      	beq.n	8001de4 <HAL_ADC_IRQHandler+0x78>
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d012      	beq.n	8001de4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc2:	f003 0310 	and.w	r3, r3, #16
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d105      	bne.n	8001dd6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dce:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f001 f800 	bl	8002ddc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2202      	movs	r2, #2
 8001de2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d004      	beq.n	8001df8 <HAL_ADC_IRQHandler+0x8c>
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	f003 0304 	and.w	r3, r3, #4
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10a      	bne.n	8001e0e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 8083 	beq.w	8001f0a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d07d      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d105      	bne.n	8001e26 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fc34 	bl	8001698 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d062      	beq.n	8001efc <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a5d      	ldr	r2, [pc, #372]	@ (8001fb0 <HAL_ADC_IRQHandler+0x244>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d002      	beq.n	8001e46 <HAL_ADC_IRQHandler+0xda>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	e000      	b.n	8001e48 <HAL_ADC_IRQHandler+0xdc>
 8001e46:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <HAL_ADC_IRQHandler+0x240>)
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6812      	ldr	r2, [r2, #0]
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d008      	beq.n	8001e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d005      	beq.n	8001e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2b05      	cmp	r3, #5
 8001e5a:	d002      	beq.n	8001e62 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	2b09      	cmp	r3, #9
 8001e60:	d104      	bne.n	8001e6c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	623b      	str	r3, [r7, #32]
 8001e6a:	e00c      	b.n	8001e86 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a4f      	ldr	r2, [pc, #316]	@ (8001fb0 <HAL_ADC_IRQHandler+0x244>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d002      	beq.n	8001e7c <HAL_ADC_IRQHandler+0x110>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	e000      	b.n	8001e7e <HAL_ADC_IRQHandler+0x112>
 8001e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001fac <HAL_ADC_IRQHandler+0x240>)
 8001e7e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d135      	bne.n	8001efc <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d12e      	bne.n	8001efc <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff fd33 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d11a      	bne.n	8001ee4 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 020c 	bic.w	r2, r2, #12
 8001ebc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ece:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d112      	bne.n	8001efc <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eda:	f043 0201 	orr.w	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	661a      	str	r2, [r3, #96]	@ 0x60
 8001ee2:	e00b      	b.n	8001efc <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee8:	f043 0210 	orr.w	r2, r3, #16
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ef4:	f043 0201 	orr.w	r2, r3, #1
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7fe fdf7 	bl	8000af0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	220c      	movs	r2, #12
 8001f08:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d004      	beq.n	8001f1e <HAL_ADC_IRQHandler+0x1b2>
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	f003 0320 	and.w	r3, r3, #32
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10b      	bne.n	8001f36 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80a0 	beq.w	800206a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 809a 	beq.w	800206a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d105      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f46:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fbdf 	bl	8001716 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f58:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fb9a 	bl	8001698 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f64:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a11      	ldr	r2, [pc, #68]	@ (8001fb0 <HAL_ADC_IRQHandler+0x244>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d002      	beq.n	8001f76 <HAL_ADC_IRQHandler+0x20a>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	e000      	b.n	8001f78 <HAL_ADC_IRQHandler+0x20c>
 8001f76:	4b0d      	ldr	r3, [pc, #52]	@ (8001fac <HAL_ADC_IRQHandler+0x240>)
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d008      	beq.n	8001f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d005      	beq.n	8001f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b06      	cmp	r3, #6
 8001f8a:	d002      	beq.n	8001f92 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2b07      	cmp	r3, #7
 8001f90:	d104      	bne.n	8001f9c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	623b      	str	r3, [r7, #32]
 8001f9a:	e014      	b.n	8001fc6 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a03      	ldr	r2, [pc, #12]	@ (8001fb0 <HAL_ADC_IRQHandler+0x244>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d00a      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x250>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	e008      	b.n	8001fbe <HAL_ADC_IRQHandler+0x252>
 8001fac:	40022000 	.word	0x40022000
 8001fb0:	40022100 	.word	0x40022100
 8001fb4:	40022300 	.word	0x40022300
 8001fb8:	58026300 	.word	0x58026300
 8001fbc:	4b84      	ldr	r3, [pc, #528]	@ (80021d0 <HAL_ADC_IRQHandler+0x464>)
 8001fbe:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d047      	beq.n	800205c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d007      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0x27a>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d03f      	beq.n	800205c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001fdc:	6a3b      	ldr	r3, [r7, #32]
 8001fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d13a      	bne.n	800205c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ff0:	2b40      	cmp	r3, #64	@ 0x40
 8001ff2:	d133      	bne.n	800205c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001ff4:	6a3b      	ldr	r3, [r7, #32]
 8001ff6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d12e      	bne.n	800205c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fc96 	bl	8001934 <LL_ADC_INJ_IsConversionOngoing>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d11a      	bne.n	8002044 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800201c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002022:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002032:	2b00      	cmp	r3, #0
 8002034:	d112      	bne.n	800205c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	f043 0201 	orr.w	r2, r3, #1
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	661a      	str	r2, [r3, #96]	@ 0x60
 8002042:	e00b      	b.n	800205c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002048:	f043 0210 	orr.w	r2, r3, #16
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002054:	f043 0201 	orr.w	r2, r3, #1
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 fe95 	bl	8002d8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2260      	movs	r2, #96	@ 0x60
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002070:	2b00      	cmp	r3, #0
 8002072:	d011      	beq.n	8002098 <HAL_ADC_IRQHandler+0x32c>
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00c      	beq.n	8002098 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002082:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f8a8 	bl	80021e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2280      	movs	r2, #128	@ 0x80
 8002096:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d012      	beq.n	80020c8 <HAL_ADC_IRQHandler+0x35c>
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00d      	beq.n	80020c8 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 fe7b 	bl	8002db4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d012      	beq.n	80020f8 <HAL_ADC_IRQHandler+0x38c>
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00d      	beq.n	80020f8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fe6d 	bl	8002dc8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d043      	beq.n	800218a <HAL_ADC_IRQHandler+0x41e>
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	f003 0310 	and.w	r3, r3, #16
 8002108:	2b00      	cmp	r3, #0
 800210a:	d03e      	beq.n	800218a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002110:	2b00      	cmp	r3, #0
 8002112:	d102      	bne.n	800211a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002114:	2301      	movs	r3, #1
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
 8002118:	e021      	b.n	800215e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d015      	beq.n	800214c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a2a      	ldr	r2, [pc, #168]	@ (80021d0 <HAL_ADC_IRQHandler+0x464>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d004      	beq.n	8002134 <HAL_ADC_IRQHandler+0x3c8>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a29      	ldr	r2, [pc, #164]	@ (80021d4 <HAL_ADC_IRQHandler+0x468>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_ADC_IRQHandler+0x3cc>
 8002134:	4b28      	ldr	r3, [pc, #160]	@ (80021d8 <HAL_ADC_IRQHandler+0x46c>)
 8002136:	e000      	b.n	800213a <HAL_ADC_IRQHandler+0x3ce>
 8002138:	4b28      	ldr	r3, [pc, #160]	@ (80021dc <HAL_ADC_IRQHandler+0x470>)
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff fb78 	bl	8001830 <LL_ADC_GetMultiDMATransfer>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00b      	beq.n	800215e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002146:	2301      	movs	r3, #1
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
 800214a:	e008      	b.n	800215e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f003 0303 	and.w	r3, r3, #3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800215a:	2301      	movs	r3, #1
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	2b01      	cmp	r3, #1
 8002162:	d10e      	bne.n	8002182 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002168:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002174:	f043 0202 	orr.w	r2, r3, #2
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f839 	bl	80021f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2210      	movs	r2, #16
 8002188:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002190:	2b00      	cmp	r3, #0
 8002192:	d018      	beq.n	80021c6 <HAL_ADC_IRQHandler+0x45a>
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219a:	2b00      	cmp	r3, #0
 800219c:	d013      	beq.n	80021c6 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021ae:	f043 0208 	orr.w	r2, r3, #8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021be:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 fded 	bl	8002da0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80021c6:	bf00      	nop
 80021c8:	3728      	adds	r7, #40	@ 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40022000 	.word	0x40022000
 80021d4:	40022100 	.word	0x40022100
 80021d8:	40022300 	.word	0x40022300
 80021dc:	58026300 	.word	0x58026300

080021e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002208:	b590      	push	{r4, r7, lr}
 800220a:	b0a5      	sub	sp, #148	@ 0x94
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002222:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	4aa4      	ldr	r2, [pc, #656]	@ (80024bc <HAL_ADC_ConfigChannel+0x2b4>)
 800222a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002232:	2b01      	cmp	r3, #1
 8002234:	d102      	bne.n	800223c <HAL_ADC_ConfigChannel+0x34>
 8002236:	2302      	movs	r3, #2
 8002238:	f000 bca2 	b.w	8002b80 <HAL_ADC_ConfigChannel+0x978>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fb60 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	f040 8486 	bne.w	8002b62 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db31      	blt.n	80022c2 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a97      	ldr	r2, [pc, #604]	@ (80024c0 <HAL_ADC_ConfigChannel+0x2b8>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d02c      	beq.n	80022c2 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002270:	2b00      	cmp	r3, #0
 8002272:	d108      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x7e>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	0e9b      	lsrs	r3, r3, #26
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	2201      	movs	r2, #1
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	e016      	b.n	80022b4 <HAL_ADC_ConfigChannel+0xac>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800228e:	fa93 f3a3 	rbit	r3, r3
 8002292:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002294:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002296:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800229e:	2320      	movs	r3, #32
 80022a0:	e003      	b.n	80022aa <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80022a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022a4:	fab3 f383 	clz	r3, r3
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	f003 031f 	and.w	r3, r3, #31
 80022ae:	2201      	movs	r2, #1
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	69d1      	ldr	r1, [r2, #28]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6812      	ldr	r2, [r2, #0]
 80022be:	430b      	orrs	r3, r1
 80022c0:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	461a      	mov	r2, r3
 80022d0:	f7ff f9f5 	bl	80016be <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fb18 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 80022de:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fb24 	bl	8001934 <LL_ADC_INJ_IsConversionOngoing>
 80022ec:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f040 824a 	bne.w	800278e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f040 8245 	bne.w	800278e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6818      	ldr	r0, [r3, #0]
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	6819      	ldr	r1, [r3, #0]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	461a      	mov	r2, r3
 8002312:	f7ff fa13 	bl	800173c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a69      	ldr	r2, [pc, #420]	@ (80024c0 <HAL_ADC_ConfigChannel+0x2b8>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d10d      	bne.n	800233c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	695a      	ldr	r2, [r3, #20]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	08db      	lsrs	r3, r3, #3
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800233a:	e032      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800233c:	4b61      	ldr	r3, [pc, #388]	@ (80024c4 <HAL_ADC_ConfigChannel+0x2bc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002348:	d10b      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x15a>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	695a      	ldr	r2, [r3, #20]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	089b      	lsrs	r3, r3, #2
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	e01d      	b.n	800239e <HAL_ADC_ConfigChannel+0x196>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	f003 0310 	and.w	r3, r3, #16
 800236c:	2b00      	cmp	r3, #0
 800236e:	d10b      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x180>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	695a      	ldr	r2, [r3, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	e00a      	b.n	800239e <HAL_ADC_ConfigChannel+0x196>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	695a      	ldr	r2, [r3, #20]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d048      	beq.n	800243c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6919      	ldr	r1, [r3, #16]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80023ba:	f7ff f87b 	bl	80014b4 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a3f      	ldr	r2, [pc, #252]	@ (80024c0 <HAL_ADC_ConfigChannel+0x2b8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d119      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	6919      	ldr	r1, [r3, #16]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	461a      	mov	r2, r3
 80023d6:	f7ff f913 	bl	8001600 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6818      	ldr	r0, [r3, #0]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	6919      	ldr	r1, [r3, #16]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d102      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x1ea>
 80023ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023f0:	e000      	b.n	80023f4 <HAL_ADC_ConfigChannel+0x1ec>
 80023f2:	2300      	movs	r3, #0
 80023f4:	461a      	mov	r2, r3
 80023f6:	f7ff f8e1 	bl	80015bc <LL_ADC_SetOffsetSaturation>
 80023fa:	e1c8      	b.n	800278e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6818      	ldr	r0, [r3, #0]
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	6919      	ldr	r1, [r3, #16]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800240a:	2b01      	cmp	r3, #1
 800240c:	d102      	bne.n	8002414 <HAL_ADC_ConfigChannel+0x20c>
 800240e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002412:	e000      	b.n	8002416 <HAL_ADC_ConfigChannel+0x20e>
 8002414:	2300      	movs	r3, #0
 8002416:	461a      	mov	r2, r3
 8002418:	f7ff f8ae 	bl	8001578 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	6919      	ldr	r1, [r3, #16]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	7e1b      	ldrb	r3, [r3, #24]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d102      	bne.n	8002432 <HAL_ADC_ConfigChannel+0x22a>
 800242c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002430:	e000      	b.n	8002434 <HAL_ADC_ConfigChannel+0x22c>
 8002432:	2300      	movs	r3, #0
 8002434:	461a      	mov	r2, r3
 8002436:	f7ff f885 	bl	8001544 <LL_ADC_SetDataRightShift>
 800243a:	e1a8      	b.n	800278e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a1f      	ldr	r2, [pc, #124]	@ (80024c0 <HAL_ADC_ConfigChannel+0x2b8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	f040 815b 	bne.w	80026fe <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff f862 	bl	8001518 <LL_ADC_GetOffsetChannel>
 8002454:	4603      	mov	r3, r0
 8002456:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10a      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x26c>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2100      	movs	r1, #0
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff f857 	bl	8001518 <LL_ADC_GetOffsetChannel>
 800246a:	4603      	mov	r3, r0
 800246c:	0e9b      	lsrs	r3, r3, #26
 800246e:	f003 021f 	and.w	r2, r3, #31
 8002472:	e017      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x29c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2100      	movs	r1, #0
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff f84c 	bl	8001518 <LL_ADC_GetOffsetChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800248c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800248e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002496:	2320      	movs	r3, #32
 8002498:	e003      	b.n	80024a2 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800249a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d10b      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x2c0>
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	0e9b      	lsrs	r3, r3, #26
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	e017      	b.n	80024ec <HAL_ADC_ConfigChannel+0x2e4>
 80024bc:	47ff0000 	.word	0x47ff0000
 80024c0:	58026000 	.word	0x58026000
 80024c4:	5c001000 	.word	0x5c001000
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80024d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024d8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80024da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80024e0:	2320      	movs	r3, #32
 80024e2:	e003      	b.n	80024ec <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80024e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024e6:	fab3 f383 	clz	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d106      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2200      	movs	r2, #0
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff f8a3 	bl	8001644 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2101      	movs	r1, #1
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff f807 	bl	8001518 <LL_ADC_GetOffsetChannel>
 800250a:	4603      	mov	r3, r0
 800250c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10a      	bne.n	800252a <HAL_ADC_ConfigChannel+0x322>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2101      	movs	r1, #1
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fffc 	bl	8001518 <LL_ADC_GetOffsetChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	0e9b      	lsrs	r3, r3, #26
 8002524:	f003 021f 	and.w	r2, r3, #31
 8002528:	e017      	b.n	800255a <HAL_ADC_ConfigChannel+0x352>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2101      	movs	r1, #1
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fff1 	bl	8001518 <LL_ADC_GetOffsetChannel>
 8002536:	4603      	mov	r3, r0
 8002538:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800253c:	fa93 f3a3 	rbit	r3, r3
 8002540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002544:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002546:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 800254c:	2320      	movs	r3, #32
 800254e:	e003      	b.n	8002558 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002552:	fab3 f383 	clz	r3, r3
 8002556:	b2db      	uxtb	r3, r3
 8002558:	461a      	mov	r2, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002562:	2b00      	cmp	r3, #0
 8002564:	d105      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x36a>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	0e9b      	lsrs	r3, r3, #26
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	e011      	b.n	8002596 <HAL_ADC_ConfigChannel+0x38e>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257a:	fa93 f3a3 	rbit	r3, r3
 800257e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002582:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800258a:	2320      	movs	r3, #32
 800258c:	e003      	b.n	8002596 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800258e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	429a      	cmp	r2, r3
 8002598:	d106      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2200      	movs	r2, #0
 80025a0:	2101      	movs	r1, #1
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff f84e 	bl	8001644 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2102      	movs	r1, #2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe ffb2 	bl	8001518 <LL_ADC_GetOffsetChannel>
 80025b4:	4603      	mov	r3, r0
 80025b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10a      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x3cc>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2102      	movs	r1, #2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fe ffa7 	bl	8001518 <LL_ADC_GetOffsetChannel>
 80025ca:	4603      	mov	r3, r0
 80025cc:	0e9b      	lsrs	r3, r3, #26
 80025ce:	f003 021f 	and.w	r2, r3, #31
 80025d2:	e017      	b.n	8002604 <HAL_ADC_ConfigChannel+0x3fc>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2102      	movs	r1, #2
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe ff9c 	bl	8001518 <LL_ADC_GetOffsetChannel>
 80025e0:	4603      	mov	r3, r0
 80025e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e6:	fa93 f3a3 	rbit	r3, r3
 80025ea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80025ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80025f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80025f6:	2320      	movs	r3, #32
 80025f8:	e003      	b.n	8002602 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80025fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800260c:	2b00      	cmp	r3, #0
 800260e:	d105      	bne.n	800261c <HAL_ADC_ConfigChannel+0x414>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	0e9b      	lsrs	r3, r3, #26
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	e011      	b.n	8002640 <HAL_ADC_ConfigChannel+0x438>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800262a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800262c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800262e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002634:	2320      	movs	r3, #32
 8002636:	e003      	b.n	8002640 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	429a      	cmp	r2, r3
 8002642:	d106      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2200      	movs	r2, #0
 800264a:	2102      	movs	r1, #2
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fff9 	bl	8001644 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2103      	movs	r1, #3
 8002658:	4618      	mov	r0, r3
 800265a:	f7fe ff5d 	bl	8001518 <LL_ADC_GetOffsetChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10a      	bne.n	800267e <HAL_ADC_ConfigChannel+0x476>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2103      	movs	r1, #3
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe ff52 	bl	8001518 <LL_ADC_GetOffsetChannel>
 8002674:	4603      	mov	r3, r0
 8002676:	0e9b      	lsrs	r3, r3, #26
 8002678:	f003 021f 	and.w	r2, r3, #31
 800267c:	e017      	b.n	80026ae <HAL_ADC_ConfigChannel+0x4a6>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2103      	movs	r1, #3
 8002684:	4618      	mov	r0, r3
 8002686:	f7fe ff47 	bl	8001518 <LL_ADC_GetOffsetChannel>
 800268a:	4603      	mov	r3, r0
 800268c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	61fb      	str	r3, [r7, #28]
  return result;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80026a0:	2320      	movs	r3, #32
 80026a2:	e003      	b.n	80026ac <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80026a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d105      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x4be>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	f003 031f 	and.w	r3, r3, #31
 80026c4:	e011      	b.n	80026ea <HAL_ADC_ConfigChannel+0x4e2>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	fa93 f3a3 	rbit	r3, r3
 80026d2:	613b      	str	r3, [r7, #16]
  return result;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80026de:	2320      	movs	r3, #32
 80026e0:	e003      	b.n	80026ea <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	fab3 f383 	clz	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d14f      	bne.n	800278e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2200      	movs	r2, #0
 80026f4:	2103      	movs	r1, #3
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe ffa4 	bl	8001644 <LL_ADC_SetOffsetState>
 80026fc:	e047      	b.n	800278e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002704:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	069b      	lsls	r3, r3, #26
 800270e:	429a      	cmp	r2, r3
 8002710:	d107      	bne.n	8002722 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002720:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002728:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	069b      	lsls	r3, r3, #26
 8002732:	429a      	cmp	r2, r3
 8002734:	d107      	bne.n	8002746 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002744:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800274c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	069b      	lsls	r3, r3, #26
 8002756:	429a      	cmp	r2, r3
 8002758:	d107      	bne.n	800276a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002768:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002770:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	069b      	lsls	r3, r3, #26
 800277a:	429a      	cmp	r2, r3
 800277c:	d107      	bne.n	800278e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800278c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff f8a8 	bl	80018e8 <LL_ADC_IsEnabled>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	f040 81ea 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6818      	ldr	r0, [r3, #0]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6819      	ldr	r1, [r3, #0]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	461a      	mov	r2, r3
 80027ae:	f7fe fff1 	bl	8001794 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	4a7a      	ldr	r2, [pc, #488]	@ (80029a0 <HAL_ADC_ConfigChannel+0x798>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	f040 80e0 	bne.w	800297e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4977      	ldr	r1, [pc, #476]	@ (80029a4 <HAL_ADC_ConfigChannel+0x79c>)
 80027c8:	428b      	cmp	r3, r1
 80027ca:	d147      	bne.n	800285c <HAL_ADC_ConfigChannel+0x654>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4975      	ldr	r1, [pc, #468]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a0>)
 80027d2:	428b      	cmp	r3, r1
 80027d4:	d040      	beq.n	8002858 <HAL_ADC_ConfigChannel+0x650>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4974      	ldr	r1, [pc, #464]	@ (80029ac <HAL_ADC_ConfigChannel+0x7a4>)
 80027dc:	428b      	cmp	r3, r1
 80027de:	d039      	beq.n	8002854 <HAL_ADC_ConfigChannel+0x64c>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4972      	ldr	r1, [pc, #456]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7a8>)
 80027e6:	428b      	cmp	r3, r1
 80027e8:	d032      	beq.n	8002850 <HAL_ADC_ConfigChannel+0x648>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4971      	ldr	r1, [pc, #452]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7ac>)
 80027f0:	428b      	cmp	r3, r1
 80027f2:	d02b      	beq.n	800284c <HAL_ADC_ConfigChannel+0x644>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	496f      	ldr	r1, [pc, #444]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b0>)
 80027fa:	428b      	cmp	r3, r1
 80027fc:	d024      	beq.n	8002848 <HAL_ADC_ConfigChannel+0x640>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	496e      	ldr	r1, [pc, #440]	@ (80029bc <HAL_ADC_ConfigChannel+0x7b4>)
 8002804:	428b      	cmp	r3, r1
 8002806:	d01d      	beq.n	8002844 <HAL_ADC_ConfigChannel+0x63c>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	496c      	ldr	r1, [pc, #432]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 800280e:	428b      	cmp	r3, r1
 8002810:	d016      	beq.n	8002840 <HAL_ADC_ConfigChannel+0x638>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	496b      	ldr	r1, [pc, #428]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002818:	428b      	cmp	r3, r1
 800281a:	d00f      	beq.n	800283c <HAL_ADC_ConfigChannel+0x634>
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4969      	ldr	r1, [pc, #420]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002822:	428b      	cmp	r3, r1
 8002824:	d008      	beq.n	8002838 <HAL_ADC_ConfigChannel+0x630>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4968      	ldr	r1, [pc, #416]	@ (80029cc <HAL_ADC_ConfigChannel+0x7c4>)
 800282c:	428b      	cmp	r3, r1
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x62c>
 8002830:	4b67      	ldr	r3, [pc, #412]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002832:	e0a0      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002834:	2300      	movs	r3, #0
 8002836:	e09e      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002838:	4b66      	ldr	r3, [pc, #408]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7cc>)
 800283a:	e09c      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 800283c:	4b66      	ldr	r3, [pc, #408]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d0>)
 800283e:	e09a      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002840:	4b60      	ldr	r3, [pc, #384]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002842:	e098      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002844:	4b5e      	ldr	r3, [pc, #376]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 8002846:	e096      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002848:	4b64      	ldr	r3, [pc, #400]	@ (80029dc <HAL_ADC_ConfigChannel+0x7d4>)
 800284a:	e094      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 800284c:	4b64      	ldr	r3, [pc, #400]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7d8>)
 800284e:	e092      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002850:	4b64      	ldr	r3, [pc, #400]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002852:	e090      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002854:	4b64      	ldr	r3, [pc, #400]	@ (80029e8 <HAL_ADC_ConfigChannel+0x7e0>)
 8002856:	e08e      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002858:	2301      	movs	r3, #1
 800285a:	e08c      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4962      	ldr	r1, [pc, #392]	@ (80029ec <HAL_ADC_ConfigChannel+0x7e4>)
 8002862:	428b      	cmp	r3, r1
 8002864:	d140      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x6e0>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	494f      	ldr	r1, [pc, #316]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a0>)
 800286c:	428b      	cmp	r3, r1
 800286e:	d039      	beq.n	80028e4 <HAL_ADC_ConfigChannel+0x6dc>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	494d      	ldr	r1, [pc, #308]	@ (80029ac <HAL_ADC_ConfigChannel+0x7a4>)
 8002876:	428b      	cmp	r3, r1
 8002878:	d032      	beq.n	80028e0 <HAL_ADC_ConfigChannel+0x6d8>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	494c      	ldr	r1, [pc, #304]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7a8>)
 8002880:	428b      	cmp	r3, r1
 8002882:	d02b      	beq.n	80028dc <HAL_ADC_ConfigChannel+0x6d4>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	494a      	ldr	r1, [pc, #296]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7ac>)
 800288a:	428b      	cmp	r3, r1
 800288c:	d024      	beq.n	80028d8 <HAL_ADC_ConfigChannel+0x6d0>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4949      	ldr	r1, [pc, #292]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b0>)
 8002894:	428b      	cmp	r3, r1
 8002896:	d01d      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x6cc>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4947      	ldr	r1, [pc, #284]	@ (80029bc <HAL_ADC_ConfigChannel+0x7b4>)
 800289e:	428b      	cmp	r3, r1
 80028a0:	d016      	beq.n	80028d0 <HAL_ADC_ConfigChannel+0x6c8>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4946      	ldr	r1, [pc, #280]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 80028a8:	428b      	cmp	r3, r1
 80028aa:	d00f      	beq.n	80028cc <HAL_ADC_ConfigChannel+0x6c4>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4944      	ldr	r1, [pc, #272]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7bc>)
 80028b2:	428b      	cmp	r3, r1
 80028b4:	d008      	beq.n	80028c8 <HAL_ADC_ConfigChannel+0x6c0>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4944      	ldr	r1, [pc, #272]	@ (80029cc <HAL_ADC_ConfigChannel+0x7c4>)
 80028bc:	428b      	cmp	r3, r1
 80028be:	d101      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x6bc>
 80028c0:	4b43      	ldr	r3, [pc, #268]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7c8>)
 80028c2:	e058      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028c4:	2300      	movs	r3, #0
 80028c6:	e056      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028c8:	4b43      	ldr	r3, [pc, #268]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d0>)
 80028ca:	e054      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028cc:	4b3d      	ldr	r3, [pc, #244]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7bc>)
 80028ce:	e052      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028d0:	4b3b      	ldr	r3, [pc, #236]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 80028d2:	e050      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028d4:	4b41      	ldr	r3, [pc, #260]	@ (80029dc <HAL_ADC_ConfigChannel+0x7d4>)
 80028d6:	e04e      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028d8:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7d8>)
 80028da:	e04c      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028dc:	4b41      	ldr	r3, [pc, #260]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7dc>)
 80028de:	e04a      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028e0:	4b41      	ldr	r3, [pc, #260]	@ (80029e8 <HAL_ADC_ConfigChannel+0x7e0>)
 80028e2:	e048      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028e4:	2301      	movs	r3, #1
 80028e6:	e046      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4940      	ldr	r1, [pc, #256]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7e8>)
 80028ee:	428b      	cmp	r3, r1
 80028f0:	d140      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x76c>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	492c      	ldr	r1, [pc, #176]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a0>)
 80028f8:	428b      	cmp	r3, r1
 80028fa:	d039      	beq.n	8002970 <HAL_ADC_ConfigChannel+0x768>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	492a      	ldr	r1, [pc, #168]	@ (80029ac <HAL_ADC_ConfigChannel+0x7a4>)
 8002902:	428b      	cmp	r3, r1
 8002904:	d032      	beq.n	800296c <HAL_ADC_ConfigChannel+0x764>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4929      	ldr	r1, [pc, #164]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7a8>)
 800290c:	428b      	cmp	r3, r1
 800290e:	d02b      	beq.n	8002968 <HAL_ADC_ConfigChannel+0x760>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4927      	ldr	r1, [pc, #156]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7ac>)
 8002916:	428b      	cmp	r3, r1
 8002918:	d024      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x75c>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4926      	ldr	r1, [pc, #152]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b0>)
 8002920:	428b      	cmp	r3, r1
 8002922:	d01d      	beq.n	8002960 <HAL_ADC_ConfigChannel+0x758>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4924      	ldr	r1, [pc, #144]	@ (80029bc <HAL_ADC_ConfigChannel+0x7b4>)
 800292a:	428b      	cmp	r3, r1
 800292c:	d016      	beq.n	800295c <HAL_ADC_ConfigChannel+0x754>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4923      	ldr	r1, [pc, #140]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 8002934:	428b      	cmp	r3, r1
 8002936:	d00f      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x750>
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4926      	ldr	r1, [pc, #152]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d0>)
 800293e:	428b      	cmp	r3, r1
 8002940:	d008      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x74c>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	492b      	ldr	r1, [pc, #172]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7ec>)
 8002948:	428b      	cmp	r3, r1
 800294a:	d101      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x748>
 800294c:	4b2a      	ldr	r3, [pc, #168]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7f0>)
 800294e:	e012      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002950:	2300      	movs	r3, #0
 8002952:	e010      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002954:	4b27      	ldr	r3, [pc, #156]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7ec>)
 8002956:	e00e      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7bc>)
 800295a:	e00c      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 800295c:	4b18      	ldr	r3, [pc, #96]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7b8>)
 800295e:	e00a      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002960:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <HAL_ADC_ConfigChannel+0x7d4>)
 8002962:	e008      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002964:	4b1e      	ldr	r3, [pc, #120]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002966:	e006      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002968:	4b1e      	ldr	r3, [pc, #120]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7dc>)
 800296a:	e004      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 800296c:	4b1e      	ldr	r3, [pc, #120]	@ (80029e8 <HAL_ADC_ConfigChannel+0x7e0>)
 800296e:	e002      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <HAL_ADC_ConfigChannel+0x76e>
 8002974:	2300      	movs	r3, #0
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f7fe fd61 	bl	8001440 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f280 80f6 	bge.w	8002b74 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a05      	ldr	r2, [pc, #20]	@ (80029a4 <HAL_ADC_ConfigChannel+0x79c>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d004      	beq.n	800299c <HAL_ADC_ConfigChannel+0x794>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a15      	ldr	r2, [pc, #84]	@ (80029ec <HAL_ADC_ConfigChannel+0x7e4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d131      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x7f8>
 800299c:	4b17      	ldr	r3, [pc, #92]	@ (80029fc <HAL_ADC_ConfigChannel+0x7f4>)
 800299e:	e030      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x7fa>
 80029a0:	47ff0000 	.word	0x47ff0000
 80029a4:	40022000 	.word	0x40022000
 80029a8:	04300002 	.word	0x04300002
 80029ac:	08600004 	.word	0x08600004
 80029b0:	0c900008 	.word	0x0c900008
 80029b4:	10c00010 	.word	0x10c00010
 80029b8:	14f00020 	.word	0x14f00020
 80029bc:	2a000400 	.word	0x2a000400
 80029c0:	2e300800 	.word	0x2e300800
 80029c4:	32601000 	.word	0x32601000
 80029c8:	43210000 	.word	0x43210000
 80029cc:	4b840000 	.word	0x4b840000
 80029d0:	4fb80000 	.word	0x4fb80000
 80029d4:	47520000 	.word	0x47520000
 80029d8:	36902000 	.word	0x36902000
 80029dc:	25b00200 	.word	0x25b00200
 80029e0:	21800100 	.word	0x21800100
 80029e4:	1d500080 	.word	0x1d500080
 80029e8:	19200040 	.word	0x19200040
 80029ec:	40022100 	.word	0x40022100
 80029f0:	58026000 	.word	0x58026000
 80029f4:	3ac04000 	.word	0x3ac04000
 80029f8:	3ef08000 	.word	0x3ef08000
 80029fc:	40022300 	.word	0x40022300
 8002a00:	4b61      	ldr	r3, [pc, #388]	@ (8002b88 <HAL_ADC_ConfigChannel+0x980>)
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fe fd0e 	bl	8001424 <LL_ADC_GetCommonPathInternalCh>
 8002a08:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5f      	ldr	r2, [pc, #380]	@ (8002b8c <HAL_ADC_ConfigChannel+0x984>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d004      	beq.n	8002a1e <HAL_ADC_ConfigChannel+0x816>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a5d      	ldr	r2, [pc, #372]	@ (8002b90 <HAL_ADC_ConfigChannel+0x988>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d10e      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x834>
 8002a1e:	485b      	ldr	r0, [pc, #364]	@ (8002b8c <HAL_ADC_ConfigChannel+0x984>)
 8002a20:	f7fe ff62 	bl	80018e8 <LL_ADC_IsEnabled>
 8002a24:	4604      	mov	r4, r0
 8002a26:	485a      	ldr	r0, [pc, #360]	@ (8002b90 <HAL_ADC_ConfigChannel+0x988>)
 8002a28:	f7fe ff5e 	bl	80018e8 <LL_ADC_IsEnabled>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	4323      	orrs	r3, r4
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	bf0c      	ite	eq
 8002a34:	2301      	moveq	r3, #1
 8002a36:	2300      	movne	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	e008      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x846>
 8002a3c:	4855      	ldr	r0, [pc, #340]	@ (8002b94 <HAL_ADC_ConfigChannel+0x98c>)
 8002a3e:	f7fe ff53 	bl	80018e8 <LL_ADC_IsEnabled>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	bf0c      	ite	eq
 8002a48:	2301      	moveq	r3, #1
 8002a4a:	2300      	movne	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d07d      	beq.n	8002b4e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a50      	ldr	r2, [pc, #320]	@ (8002b98 <HAL_ADC_ConfigChannel+0x990>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d130      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x8b6>
 8002a5c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d12b      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b94 <HAL_ADC_ConfigChannel+0x98c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	f040 8081 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a45      	ldr	r2, [pc, #276]	@ (8002b8c <HAL_ADC_ConfigChannel+0x984>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d004      	beq.n	8002a86 <HAL_ADC_ConfigChannel+0x87e>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a43      	ldr	r2, [pc, #268]	@ (8002b90 <HAL_ADC_ConfigChannel+0x988>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x882>
 8002a86:	4a45      	ldr	r2, [pc, #276]	@ (8002b9c <HAL_ADC_ConfigChannel+0x994>)
 8002a88:	e000      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x884>
 8002a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b88 <HAL_ADC_ConfigChannel+0x980>)
 8002a8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a92:	4619      	mov	r1, r3
 8002a94:	4610      	mov	r0, r2
 8002a96:	f7fe fcb2 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a9a:	4b41      	ldr	r3, [pc, #260]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x998>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	4a40      	ldr	r2, [pc, #256]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x99c>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	099b      	lsrs	r3, r3, #6
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002aae:	e002      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f9      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002abc:	e05a      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a39      	ldr	r2, [pc, #228]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x9a0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d11e      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x8fe>
 8002ac8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002aca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d119      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8002b94 <HAL_ADC_ConfigChannel+0x98c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d14b      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8002b8c <HAL_ADC_ConfigChannel+0x984>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d004      	beq.n	8002af0 <HAL_ADC_ConfigChannel+0x8e8>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a29      	ldr	r2, [pc, #164]	@ (8002b90 <HAL_ADC_ConfigChannel+0x988>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d101      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x8ec>
 8002af0:	4a2a      	ldr	r2, [pc, #168]	@ (8002b9c <HAL_ADC_ConfigChannel+0x994>)
 8002af2:	e000      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x8ee>
 8002af4:	4a24      	ldr	r2, [pc, #144]	@ (8002b88 <HAL_ADC_ConfigChannel+0x980>)
 8002af6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002af8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002afc:	4619      	mov	r1, r3
 8002afe:	4610      	mov	r0, r2
 8002b00:	f7fe fc7d 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b04:	e036      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a28      	ldr	r2, [pc, #160]	@ (8002bac <HAL_ADC_ConfigChannel+0x9a4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d131      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
 8002b10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d12c      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002b94 <HAL_ADC_ConfigChannel+0x98c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d127      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a18      	ldr	r2, [pc, #96]	@ (8002b8c <HAL_ADC_ConfigChannel+0x984>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d004      	beq.n	8002b38 <HAL_ADC_ConfigChannel+0x930>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a17      	ldr	r2, [pc, #92]	@ (8002b90 <HAL_ADC_ConfigChannel+0x988>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d101      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x934>
 8002b38:	4a18      	ldr	r2, [pc, #96]	@ (8002b9c <HAL_ADC_ConfigChannel+0x994>)
 8002b3a:	e000      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x936>
 8002b3c:	4a12      	ldr	r2, [pc, #72]	@ (8002b88 <HAL_ADC_ConfigChannel+0x980>)
 8002b3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b44:	4619      	mov	r1, r3
 8002b46:	4610      	mov	r0, r2
 8002b48:	f7fe fc59 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
 8002b4c:	e012      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002b60:	e008      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b66:	f043 0220 	orr.w	r2, r3, #32
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002b7c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3794      	adds	r7, #148	@ 0x94
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd90      	pop	{r4, r7, pc}
 8002b88:	58026300 	.word	0x58026300
 8002b8c:	40022000 	.word	0x40022000
 8002b90:	40022100 	.word	0x40022100
 8002b94:	58026000 	.word	0x58026000
 8002b98:	c7520000 	.word	0xc7520000
 8002b9c:	40022300 	.word	0x40022300
 8002ba0:	24000000 	.word	0x24000000
 8002ba4:	053e2d63 	.word	0x053e2d63
 8002ba8:	c3210000 	.word	0xc3210000
 8002bac:	cb840000 	.word	0xcb840000

08002bb0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a6c      	ldr	r2, [pc, #432]	@ (8002d70 <ADC_ConfigureBoostMode+0x1c0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d004      	beq.n	8002bcc <ADC_ConfigureBoostMode+0x1c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a6b      	ldr	r2, [pc, #428]	@ (8002d74 <ADC_ConfigureBoostMode+0x1c4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d109      	bne.n	8002be0 <ADC_ConfigureBoostMode+0x30>
 8002bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8002d78 <ADC_ConfigureBoostMode+0x1c8>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	e008      	b.n	8002bf2 <ADC_ConfigureBoostMode+0x42>
 8002be0:	4b66      	ldr	r3, [pc, #408]	@ (8002d7c <ADC_ConfigureBoostMode+0x1cc>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	bf14      	ite	ne
 8002bec:	2301      	movne	r3, #1
 8002bee:	2300      	moveq	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d01c      	beq.n	8002c30 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002bf6:	f004 f9ef 	bl	8006fd8 <HAL_RCC_GetHCLKFreq>
 8002bfa:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c04:	d010      	beq.n	8002c28 <ADC_ConfigureBoostMode+0x78>
 8002c06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c0a:	d873      	bhi.n	8002cf4 <ADC_ConfigureBoostMode+0x144>
 8002c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c10:	d002      	beq.n	8002c18 <ADC_ConfigureBoostMode+0x68>
 8002c12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c16:	d16d      	bne.n	8002cf4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	0c1b      	lsrs	r3, r3, #16
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c24:	60fb      	str	r3, [r7, #12]
        break;
 8002c26:	e068      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	089b      	lsrs	r3, r3, #2
 8002c2c:	60fb      	str	r3, [r7, #12]
        break;
 8002c2e:	e064      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002c30:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002c34:	f04f 0100 	mov.w	r1, #0
 8002c38:	f005 fbb4 	bl	80083a4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c3c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c46:	d051      	beq.n	8002cec <ADC_ConfigureBoostMode+0x13c>
 8002c48:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c4c:	d854      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c4e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c52:	d047      	beq.n	8002ce4 <ADC_ConfigureBoostMode+0x134>
 8002c54:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c58:	d84e      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c5a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c5e:	d03d      	beq.n	8002cdc <ADC_ConfigureBoostMode+0x12c>
 8002c60:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c64:	d848      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c6a:	d033      	beq.n	8002cd4 <ADC_ConfigureBoostMode+0x124>
 8002c6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c70:	d842      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c72:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c76:	d029      	beq.n	8002ccc <ADC_ConfigureBoostMode+0x11c>
 8002c78:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c7c:	d83c      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c7e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002c82:	d01a      	beq.n	8002cba <ADC_ConfigureBoostMode+0x10a>
 8002c84:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002c88:	d836      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c8a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002c8e:	d014      	beq.n	8002cba <ADC_ConfigureBoostMode+0x10a>
 8002c90:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002c94:	d830      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002c96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c9a:	d00e      	beq.n	8002cba <ADC_ConfigureBoostMode+0x10a>
 8002c9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ca0:	d82a      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002ca2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ca6:	d008      	beq.n	8002cba <ADC_ConfigureBoostMode+0x10a>
 8002ca8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cac:	d824      	bhi.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
 8002cae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cb2:	d002      	beq.n	8002cba <ADC_ConfigureBoostMode+0x10a>
 8002cb4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002cb8:	d11e      	bne.n	8002cf8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	0c9b      	lsrs	r3, r3, #18
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc8:	60fb      	str	r3, [r7, #12]
        break;
 8002cca:	e016      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	091b      	lsrs	r3, r3, #4
 8002cd0:	60fb      	str	r3, [r7, #12]
        break;
 8002cd2:	e012      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	095b      	lsrs	r3, r3, #5
 8002cd8:	60fb      	str	r3, [r7, #12]
        break;
 8002cda:	e00e      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	099b      	lsrs	r3, r3, #6
 8002ce0:	60fb      	str	r3, [r7, #12]
        break;
 8002ce2:	e00a      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	09db      	lsrs	r3, r3, #7
 8002ce8:	60fb      	str	r3, [r7, #12]
        break;
 8002cea:	e006      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	0a1b      	lsrs	r3, r3, #8
 8002cf0:	60fb      	str	r3, [r7, #12]
        break;
 8002cf2:	e002      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
        break;
 8002cf4:	bf00      	nop
 8002cf6:	e000      	b.n	8002cfa <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002cf8:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	085b      	lsrs	r3, r3, #1
 8002cfe:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4a1f      	ldr	r2, [pc, #124]	@ (8002d80 <ADC_ConfigureBoostMode+0x1d0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d808      	bhi.n	8002d1a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d16:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002d18:	e025      	b.n	8002d66 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4a19      	ldr	r2, [pc, #100]	@ (8002d84 <ADC_ConfigureBoostMode+0x1d4>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d80a      	bhi.n	8002d38 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d34:	609a      	str	r2, [r3, #8]
}
 8002d36:	e016      	b.n	8002d66 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4a13      	ldr	r2, [pc, #76]	@ (8002d88 <ADC_ConfigureBoostMode+0x1d8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d80a      	bhi.n	8002d56 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d52:	609a      	str	r2, [r3, #8]
}
 8002d54:	e007      	b.n	8002d66 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002d64:	609a      	str	r2, [r3, #8]
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40022000 	.word	0x40022000
 8002d74:	40022100 	.word	0x40022100
 8002d78:	40022300 	.word	0x40022300
 8002d7c:	58026300 	.word	0x58026300
 8002d80:	005f5e10 	.word	0x005f5e10
 8002d84:	00bebc20 	.word	0x00bebc20
 8002d88:	017d7840 	.word	0x017d7840

08002d8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e00:	4b0b      	ldr	r3, [pc, #44]	@ (8002e30 <__NVIC_SetPriorityGrouping+0x40>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e18:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <__NVIC_SetPriorityGrouping+0x44>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e1e:	4a04      	ldr	r2, [pc, #16]	@ (8002e30 <__NVIC_SetPriorityGrouping+0x40>)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	60d3      	str	r3, [r2, #12]
}
 8002e24:	bf00      	nop
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000ed00 	.word	0xe000ed00
 8002e34:	05fa0000 	.word	0x05fa0000

08002e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e3c:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <__NVIC_GetPriorityGrouping+0x18>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	0a1b      	lsrs	r3, r3, #8
 8002e42:	f003 0307 	and.w	r3, r3, #7
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	db0b      	blt.n	8002e7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	f003 021f 	and.w	r2, r3, #31
 8002e6c:	4907      	ldr	r1, [pc, #28]	@ (8002e8c <__NVIC_EnableIRQ+0x38>)
 8002e6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e72:	095b      	lsrs	r3, r3, #5
 8002e74:	2001      	movs	r0, #1
 8002e76:	fa00 f202 	lsl.w	r2, r0, r2
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000e100 	.word	0xe000e100

08002e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	6039      	str	r1, [r7, #0]
 8002e9a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	db0a      	blt.n	8002eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	490c      	ldr	r1, [pc, #48]	@ (8002edc <__NVIC_SetPriority+0x4c>)
 8002eaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eae:	0112      	lsls	r2, r2, #4
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb8:	e00a      	b.n	8002ed0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	4908      	ldr	r1, [pc, #32]	@ (8002ee0 <__NVIC_SetPriority+0x50>)
 8002ec0:	88fb      	ldrh	r3, [r7, #6]
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	3b04      	subs	r3, #4
 8002ec8:	0112      	lsls	r2, r2, #4
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	440b      	add	r3, r1
 8002ece:	761a      	strb	r2, [r3, #24]
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000e100 	.word	0xe000e100
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	@ 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	f1c3 0307 	rsb	r3, r3, #7
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	bf28      	it	cs
 8002f02:	2304      	movcs	r3, #4
 8002f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	2b06      	cmp	r3, #6
 8002f0c:	d902      	bls.n	8002f14 <NVIC_EncodePriority+0x30>
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	3b03      	subs	r3, #3
 8002f12:	e000      	b.n	8002f16 <NVIC_EncodePriority+0x32>
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43da      	mvns	r2, r3
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	401a      	ands	r2, r3
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	43d9      	mvns	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f3c:	4313      	orrs	r3, r2
         );
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3724      	adds	r7, #36	@ 0x24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f5c:	d301      	bcc.n	8002f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00f      	b.n	8002f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f62:	4a0a      	ldr	r2, [pc, #40]	@ (8002f8c <SysTick_Config+0x40>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f6a:	210f      	movs	r1, #15
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f70:	f7ff ff8e 	bl	8002e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <SysTick_Config+0x40>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f7a:	4b04      	ldr	r3, [pc, #16]	@ (8002f8c <SysTick_Config+0x40>)
 8002f7c:	2207      	movs	r2, #7
 8002f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	e000e010 	.word	0xe000e010

08002f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff ff29 	bl	8002df0 <__NVIC_SetPriorityGrouping>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb4:	f7ff ff40 	bl	8002e38 <__NVIC_GetPriorityGrouping>
 8002fb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	68b9      	ldr	r1, [r7, #8]
 8002fbe:	6978      	ldr	r0, [r7, #20]
 8002fc0:	f7ff ff90 	bl	8002ee4 <NVIC_EncodePriority>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fca:	4611      	mov	r1, r2
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff5f 	bl	8002e90 <__NVIC_SetPriority>
}
 8002fd2:	bf00      	nop
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b082      	sub	sp, #8
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fe4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff ff33 	bl	8002e54 <__NVIC_EnableIRQ>
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b082      	sub	sp, #8
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff ffa4 	bl	8002f4c <SysTick_Config>
 8003004:	4603      	mov	r3, r0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003014:	f3bf 8f5f 	dmb	sy
}
 8003018:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800301a:	4b07      	ldr	r3, [pc, #28]	@ (8003038 <HAL_MPU_Disable+0x28>)
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	4a06      	ldr	r2, [pc, #24]	@ (8003038 <HAL_MPU_Disable+0x28>)
 8003020:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003024:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003026:	4b05      	ldr	r3, [pc, #20]	@ (800303c <HAL_MPU_Disable+0x2c>)
 8003028:	2200      	movs	r2, #0
 800302a:	605a      	str	r2, [r3, #4]
}
 800302c:	bf00      	nop
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	e000ed00 	.word	0xe000ed00
 800303c:	e000ed90 	.word	0xe000ed90

08003040 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003048:	4a0b      	ldr	r2, [pc, #44]	@ (8003078 <HAL_MPU_Enable+0x38>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003052:	4b0a      	ldr	r3, [pc, #40]	@ (800307c <HAL_MPU_Enable+0x3c>)
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	4a09      	ldr	r2, [pc, #36]	@ (800307c <HAL_MPU_Enable+0x3c>)
 8003058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800305c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800305e:	f3bf 8f4f 	dsb	sy
}
 8003062:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003064:	f3bf 8f6f 	isb	sy
}
 8003068:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000ed90 	.word	0xe000ed90
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	785a      	ldrb	r2, [r3, #1]
 800308c:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <HAL_MPU_ConfigRegion+0x7c>)
 800308e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003090:	4b1a      	ldr	r3, [pc, #104]	@ (80030fc <HAL_MPU_ConfigRegion+0x7c>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	4a19      	ldr	r2, [pc, #100]	@ (80030fc <HAL_MPU_ConfigRegion+0x7c>)
 8003096:	f023 0301 	bic.w	r3, r3, #1
 800309a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800309c:	4a17      	ldr	r2, [pc, #92]	@ (80030fc <HAL_MPU_ConfigRegion+0x7c>)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	7b1b      	ldrb	r3, [r3, #12]
 80030a8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	7adb      	ldrb	r3, [r3, #11]
 80030ae:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7a9b      	ldrb	r3, [r3, #10]
 80030b6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	7b5b      	ldrb	r3, [r3, #13]
 80030be:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	7b9b      	ldrb	r3, [r3, #14]
 80030c6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7bdb      	ldrb	r3, [r3, #15]
 80030ce:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7a5b      	ldrb	r3, [r3, #9]
 80030d6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7a1b      	ldrb	r3, [r3, #8]
 80030de:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030e0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	7812      	ldrb	r2, [r2, #0]
 80030e6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030e8:	4a04      	ldr	r2, [pc, #16]	@ (80030fc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030ea:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030ec:	6113      	str	r3, [r2, #16]
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	e000ed90 	.word	0xe000ed90

08003100 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003108:	f7fe f920 	bl	800134c <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e312      	b.n	800373e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a66      	ldr	r2, [pc, #408]	@ (80032b8 <HAL_DMA_Init+0x1b8>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d04a      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a65      	ldr	r2, [pc, #404]	@ (80032bc <HAL_DMA_Init+0x1bc>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d045      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a63      	ldr	r2, [pc, #396]	@ (80032c0 <HAL_DMA_Init+0x1c0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d040      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a62      	ldr	r2, [pc, #392]	@ (80032c4 <HAL_DMA_Init+0x1c4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d03b      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a60      	ldr	r2, [pc, #384]	@ (80032c8 <HAL_DMA_Init+0x1c8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d036      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a5f      	ldr	r2, [pc, #380]	@ (80032cc <HAL_DMA_Init+0x1cc>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d031      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a5d      	ldr	r2, [pc, #372]	@ (80032d0 <HAL_DMA_Init+0x1d0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d02c      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a5c      	ldr	r2, [pc, #368]	@ (80032d4 <HAL_DMA_Init+0x1d4>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d027      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a5a      	ldr	r2, [pc, #360]	@ (80032d8 <HAL_DMA_Init+0x1d8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d022      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a59      	ldr	r2, [pc, #356]	@ (80032dc <HAL_DMA_Init+0x1dc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d01d      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a57      	ldr	r2, [pc, #348]	@ (80032e0 <HAL_DMA_Init+0x1e0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d018      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a56      	ldr	r2, [pc, #344]	@ (80032e4 <HAL_DMA_Init+0x1e4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d013      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a54      	ldr	r2, [pc, #336]	@ (80032e8 <HAL_DMA_Init+0x1e8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d00e      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a53      	ldr	r2, [pc, #332]	@ (80032ec <HAL_DMA_Init+0x1ec>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d009      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a51      	ldr	r2, [pc, #324]	@ (80032f0 <HAL_DMA_Init+0x1f0>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d004      	beq.n	80031b8 <HAL_DMA_Init+0xb8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a50      	ldr	r2, [pc, #320]	@ (80032f4 <HAL_DMA_Init+0x1f4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d101      	bne.n	80031bc <HAL_DMA_Init+0xbc>
 80031b8:	2301      	movs	r3, #1
 80031ba:	e000      	b.n	80031be <HAL_DMA_Init+0xbe>
 80031bc:	2300      	movs	r3, #0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	f000 813c 	beq.w	800343c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a37      	ldr	r2, [pc, #220]	@ (80032b8 <HAL_DMA_Init+0x1b8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d04a      	beq.n	8003274 <HAL_DMA_Init+0x174>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a36      	ldr	r2, [pc, #216]	@ (80032bc <HAL_DMA_Init+0x1bc>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d045      	beq.n	8003274 <HAL_DMA_Init+0x174>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a34      	ldr	r2, [pc, #208]	@ (80032c0 <HAL_DMA_Init+0x1c0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d040      	beq.n	8003274 <HAL_DMA_Init+0x174>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a33      	ldr	r2, [pc, #204]	@ (80032c4 <HAL_DMA_Init+0x1c4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d03b      	beq.n	8003274 <HAL_DMA_Init+0x174>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a31      	ldr	r2, [pc, #196]	@ (80032c8 <HAL_DMA_Init+0x1c8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d036      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a30      	ldr	r2, [pc, #192]	@ (80032cc <HAL_DMA_Init+0x1cc>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d031      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a2e      	ldr	r2, [pc, #184]	@ (80032d0 <HAL_DMA_Init+0x1d0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d02c      	beq.n	8003274 <HAL_DMA_Init+0x174>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a2d      	ldr	r2, [pc, #180]	@ (80032d4 <HAL_DMA_Init+0x1d4>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d027      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a2b      	ldr	r2, [pc, #172]	@ (80032d8 <HAL_DMA_Init+0x1d8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d022      	beq.n	8003274 <HAL_DMA_Init+0x174>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a2a      	ldr	r2, [pc, #168]	@ (80032dc <HAL_DMA_Init+0x1dc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d01d      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a28      	ldr	r2, [pc, #160]	@ (80032e0 <HAL_DMA_Init+0x1e0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d018      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a27      	ldr	r2, [pc, #156]	@ (80032e4 <HAL_DMA_Init+0x1e4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d013      	beq.n	8003274 <HAL_DMA_Init+0x174>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a25      	ldr	r2, [pc, #148]	@ (80032e8 <HAL_DMA_Init+0x1e8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00e      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a24      	ldr	r2, [pc, #144]	@ (80032ec <HAL_DMA_Init+0x1ec>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d009      	beq.n	8003274 <HAL_DMA_Init+0x174>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a22      	ldr	r2, [pc, #136]	@ (80032f0 <HAL_DMA_Init+0x1f0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d004      	beq.n	8003274 <HAL_DMA_Init+0x174>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a21      	ldr	r2, [pc, #132]	@ (80032f4 <HAL_DMA_Init+0x1f4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d108      	bne.n	8003286 <HAL_DMA_Init+0x186>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0201 	bic.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	e007      	b.n	8003296 <HAL_DMA_Init+0x196>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003296:	e02f      	b.n	80032f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003298:	f7fe f858 	bl	800134c <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b05      	cmp	r3, #5
 80032a4:	d928      	bls.n	80032f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2220      	movs	r2, #32
 80032aa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2203      	movs	r2, #3
 80032b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e242      	b.n	800373e <HAL_DMA_Init+0x63e>
 80032b8:	40020010 	.word	0x40020010
 80032bc:	40020028 	.word	0x40020028
 80032c0:	40020040 	.word	0x40020040
 80032c4:	40020058 	.word	0x40020058
 80032c8:	40020070 	.word	0x40020070
 80032cc:	40020088 	.word	0x40020088
 80032d0:	400200a0 	.word	0x400200a0
 80032d4:	400200b8 	.word	0x400200b8
 80032d8:	40020410 	.word	0x40020410
 80032dc:	40020428 	.word	0x40020428
 80032e0:	40020440 	.word	0x40020440
 80032e4:	40020458 	.word	0x40020458
 80032e8:	40020470 	.word	0x40020470
 80032ec:	40020488 	.word	0x40020488
 80032f0:	400204a0 	.word	0x400204a0
 80032f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1c8      	bne.n	8003298 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	4b83      	ldr	r3, [pc, #524]	@ (8003520 <HAL_DMA_Init+0x420>)
 8003312:	4013      	ands	r3, r2
 8003314:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800331e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003336:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	4313      	orrs	r3, r2
 8003342:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	2b04      	cmp	r3, #4
 800334a:	d107      	bne.n	800335c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	4313      	orrs	r3, r2
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b28      	cmp	r3, #40	@ 0x28
 8003362:	d903      	bls.n	800336c <HAL_DMA_Init+0x26c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b2e      	cmp	r3, #46	@ 0x2e
 800336a:	d91f      	bls.n	80033ac <HAL_DMA_Init+0x2ac>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b3e      	cmp	r3, #62	@ 0x3e
 8003372:	d903      	bls.n	800337c <HAL_DMA_Init+0x27c>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b42      	cmp	r3, #66	@ 0x42
 800337a:	d917      	bls.n	80033ac <HAL_DMA_Init+0x2ac>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b46      	cmp	r3, #70	@ 0x46
 8003382:	d903      	bls.n	800338c <HAL_DMA_Init+0x28c>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b48      	cmp	r3, #72	@ 0x48
 800338a:	d90f      	bls.n	80033ac <HAL_DMA_Init+0x2ac>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b4e      	cmp	r3, #78	@ 0x4e
 8003392:	d903      	bls.n	800339c <HAL_DMA_Init+0x29c>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b52      	cmp	r3, #82	@ 0x52
 800339a:	d907      	bls.n	80033ac <HAL_DMA_Init+0x2ac>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b73      	cmp	r3, #115	@ 0x73
 80033a2:	d905      	bls.n	80033b0 <HAL_DMA_Init+0x2b0>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b77      	cmp	r3, #119	@ 0x77
 80033aa:	d801      	bhi.n	80033b0 <HAL_DMA_Init+0x2b0>
 80033ac:	2301      	movs	r3, #1
 80033ae:	e000      	b.n	80033b2 <HAL_DMA_Init+0x2b2>
 80033b0:	2300      	movs	r3, #0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033bc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f023 0307 	bic.w	r3, r3, #7
 80033d4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	4313      	orrs	r3, r2
 80033de:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	d117      	bne.n	8003418 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00e      	beq.n	8003418 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f001 f9b4 	bl	8004768 <DMA_CheckFifoParam>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d008      	beq.n	8003418 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2240      	movs	r2, #64	@ 0x40
 800340a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e192      	b.n	800373e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f001 f8ef 	bl	8004604 <DMA_CalcBaseAndBitshift>
 8003426:	4603      	mov	r3, r0
 8003428:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	223f      	movs	r2, #63	@ 0x3f
 8003434:	409a      	lsls	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	609a      	str	r2, [r3, #8]
 800343a:	e0c8      	b.n	80035ce <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a38      	ldr	r2, [pc, #224]	@ (8003524 <HAL_DMA_Init+0x424>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d022      	beq.n	800348c <HAL_DMA_Init+0x38c>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a37      	ldr	r2, [pc, #220]	@ (8003528 <HAL_DMA_Init+0x428>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d01d      	beq.n	800348c <HAL_DMA_Init+0x38c>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a35      	ldr	r2, [pc, #212]	@ (800352c <HAL_DMA_Init+0x42c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d018      	beq.n	800348c <HAL_DMA_Init+0x38c>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a34      	ldr	r2, [pc, #208]	@ (8003530 <HAL_DMA_Init+0x430>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d013      	beq.n	800348c <HAL_DMA_Init+0x38c>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a32      	ldr	r2, [pc, #200]	@ (8003534 <HAL_DMA_Init+0x434>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00e      	beq.n	800348c <HAL_DMA_Init+0x38c>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a31      	ldr	r2, [pc, #196]	@ (8003538 <HAL_DMA_Init+0x438>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d009      	beq.n	800348c <HAL_DMA_Init+0x38c>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a2f      	ldr	r2, [pc, #188]	@ (800353c <HAL_DMA_Init+0x43c>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d004      	beq.n	800348c <HAL_DMA_Init+0x38c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a2e      	ldr	r2, [pc, #184]	@ (8003540 <HAL_DMA_Init+0x440>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d101      	bne.n	8003490 <HAL_DMA_Init+0x390>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <HAL_DMA_Init+0x392>
 8003490:	2300      	movs	r3, #0
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 8092 	beq.w	80035bc <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a21      	ldr	r2, [pc, #132]	@ (8003524 <HAL_DMA_Init+0x424>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d021      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a20      	ldr	r2, [pc, #128]	@ (8003528 <HAL_DMA_Init+0x428>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d01c      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1e      	ldr	r2, [pc, #120]	@ (800352c <HAL_DMA_Init+0x42c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d017      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003530 <HAL_DMA_Init+0x430>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d012      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003534 <HAL_DMA_Init+0x434>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d00d      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003538 <HAL_DMA_Init+0x438>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d008      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a18      	ldr	r2, [pc, #96]	@ (800353c <HAL_DMA_Init+0x43c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d003      	beq.n	80034e6 <HAL_DMA_Init+0x3e6>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <HAL_DMA_Init+0x440>)
 80034e4:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2202      	movs	r2, #2
 80034ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <HAL_DMA_Init+0x444>)
 8003502:	4013      	ands	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b40      	cmp	r3, #64	@ 0x40
 800350c:	d01c      	beq.n	8003548 <HAL_DMA_Init+0x448>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b80      	cmp	r3, #128	@ 0x80
 8003514:	d102      	bne.n	800351c <HAL_DMA_Init+0x41c>
 8003516:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800351a:	e016      	b.n	800354a <HAL_DMA_Init+0x44a>
 800351c:	2300      	movs	r3, #0
 800351e:	e014      	b.n	800354a <HAL_DMA_Init+0x44a>
 8003520:	fe10803f 	.word	0xfe10803f
 8003524:	58025408 	.word	0x58025408
 8003528:	5802541c 	.word	0x5802541c
 800352c:	58025430 	.word	0x58025430
 8003530:	58025444 	.word	0x58025444
 8003534:	58025458 	.word	0x58025458
 8003538:	5802546c 	.word	0x5802546c
 800353c:	58025480 	.word	0x58025480
 8003540:	58025494 	.word	0x58025494
 8003544:	fffe000f 	.word	0xfffe000f
 8003548:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68d2      	ldr	r2, [r2, #12]
 800354e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003550:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003558:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003560:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003568:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003570:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003578:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	461a      	mov	r2, r3
 800358e:	4b6e      	ldr	r3, [pc, #440]	@ (8003748 <HAL_DMA_Init+0x648>)
 8003590:	4413      	add	r3, r2
 8003592:	4a6e      	ldr	r2, [pc, #440]	@ (800374c <HAL_DMA_Init+0x64c>)
 8003594:	fba2 2303 	umull	r2, r3, r2, r3
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	009a      	lsls	r2, r3, #2
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f001 f82f 	bl	8004604 <DMA_CalcBaseAndBitshift>
 80035a6:	4603      	mov	r3, r0
 80035a8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	2201      	movs	r2, #1
 80035b4:	409a      	lsls	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	e008      	b.n	80035ce <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2240      	movs	r2, #64	@ 0x40
 80035c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2203      	movs	r2, #3
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e0b7      	b.n	800373e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a5f      	ldr	r2, [pc, #380]	@ (8003750 <HAL_DMA_Init+0x650>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d072      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a5d      	ldr	r2, [pc, #372]	@ (8003754 <HAL_DMA_Init+0x654>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d06d      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a5c      	ldr	r2, [pc, #368]	@ (8003758 <HAL_DMA_Init+0x658>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d068      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a5a      	ldr	r2, [pc, #360]	@ (800375c <HAL_DMA_Init+0x65c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d063      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a59      	ldr	r2, [pc, #356]	@ (8003760 <HAL_DMA_Init+0x660>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d05e      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a57      	ldr	r2, [pc, #348]	@ (8003764 <HAL_DMA_Init+0x664>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d059      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a56      	ldr	r2, [pc, #344]	@ (8003768 <HAL_DMA_Init+0x668>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d054      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a54      	ldr	r2, [pc, #336]	@ (800376c <HAL_DMA_Init+0x66c>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d04f      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a53      	ldr	r2, [pc, #332]	@ (8003770 <HAL_DMA_Init+0x670>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d04a      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a51      	ldr	r2, [pc, #324]	@ (8003774 <HAL_DMA_Init+0x674>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d045      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a50      	ldr	r2, [pc, #320]	@ (8003778 <HAL_DMA_Init+0x678>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d040      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a4e      	ldr	r2, [pc, #312]	@ (800377c <HAL_DMA_Init+0x67c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d03b      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a4d      	ldr	r2, [pc, #308]	@ (8003780 <HAL_DMA_Init+0x680>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d036      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a4b      	ldr	r2, [pc, #300]	@ (8003784 <HAL_DMA_Init+0x684>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d031      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a4a      	ldr	r2, [pc, #296]	@ (8003788 <HAL_DMA_Init+0x688>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d02c      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a48      	ldr	r2, [pc, #288]	@ (800378c <HAL_DMA_Init+0x68c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d027      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a47      	ldr	r2, [pc, #284]	@ (8003790 <HAL_DMA_Init+0x690>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d022      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a45      	ldr	r2, [pc, #276]	@ (8003794 <HAL_DMA_Init+0x694>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d01d      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a44      	ldr	r2, [pc, #272]	@ (8003798 <HAL_DMA_Init+0x698>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d018      	beq.n	80036be <HAL_DMA_Init+0x5be>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a42      	ldr	r2, [pc, #264]	@ (800379c <HAL_DMA_Init+0x69c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d013      	beq.n	80036be <HAL_DMA_Init+0x5be>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a41      	ldr	r2, [pc, #260]	@ (80037a0 <HAL_DMA_Init+0x6a0>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d00e      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a3f      	ldr	r2, [pc, #252]	@ (80037a4 <HAL_DMA_Init+0x6a4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d009      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a3e      	ldr	r2, [pc, #248]	@ (80037a8 <HAL_DMA_Init+0x6a8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d004      	beq.n	80036be <HAL_DMA_Init+0x5be>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a3c      	ldr	r2, [pc, #240]	@ (80037ac <HAL_DMA_Init+0x6ac>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d101      	bne.n	80036c2 <HAL_DMA_Init+0x5c2>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <HAL_DMA_Init+0x5c4>
 80036c2:	2300      	movs	r3, #0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d032      	beq.n	800372e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f001 f8c9 	bl	8004860 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b80      	cmp	r3, #128	@ 0x80
 80036d4:	d102      	bne.n	80036dc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e4:	b2d2      	uxtb	r2, r2
 80036e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80036f0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d010      	beq.n	800371c <HAL_DMA_Init+0x61c>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d80c      	bhi.n	800371c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f001 f946 	bl	8004994 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003718:	605a      	str	r2, [r3, #4]
 800371a:	e008      	b.n	800372e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	a7fdabf8 	.word	0xa7fdabf8
 800374c:	cccccccd 	.word	0xcccccccd
 8003750:	40020010 	.word	0x40020010
 8003754:	40020028 	.word	0x40020028
 8003758:	40020040 	.word	0x40020040
 800375c:	40020058 	.word	0x40020058
 8003760:	40020070 	.word	0x40020070
 8003764:	40020088 	.word	0x40020088
 8003768:	400200a0 	.word	0x400200a0
 800376c:	400200b8 	.word	0x400200b8
 8003770:	40020410 	.word	0x40020410
 8003774:	40020428 	.word	0x40020428
 8003778:	40020440 	.word	0x40020440
 800377c:	40020458 	.word	0x40020458
 8003780:	40020470 	.word	0x40020470
 8003784:	40020488 	.word	0x40020488
 8003788:	400204a0 	.word	0x400204a0
 800378c:	400204b8 	.word	0x400204b8
 8003790:	58025408 	.word	0x58025408
 8003794:	5802541c 	.word	0x5802541c
 8003798:	58025430 	.word	0x58025430
 800379c:	58025444 	.word	0x58025444
 80037a0:	58025458 	.word	0x58025458
 80037a4:	5802546c 	.word	0x5802546c
 80037a8:	58025480 	.word	0x58025480
 80037ac:	58025494 	.word	0x58025494

080037b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	@ 0x28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037bc:	4b67      	ldr	r3, [pc, #412]	@ (800395c <HAL_DMA_IRQHandler+0x1ac>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a67      	ldr	r2, [pc, #412]	@ (8003960 <HAL_DMA_IRQHandler+0x1b0>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	0a9b      	lsrs	r3, r3, #10
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ce:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80037d6:	6a3b      	ldr	r3, [r7, #32]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a5f      	ldr	r2, [pc, #380]	@ (8003964 <HAL_DMA_IRQHandler+0x1b4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d04a      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a5d      	ldr	r2, [pc, #372]	@ (8003968 <HAL_DMA_IRQHandler+0x1b8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d045      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a5c      	ldr	r2, [pc, #368]	@ (800396c <HAL_DMA_IRQHandler+0x1bc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d040      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a5a      	ldr	r2, [pc, #360]	@ (8003970 <HAL_DMA_IRQHandler+0x1c0>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d03b      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a59      	ldr	r2, [pc, #356]	@ (8003974 <HAL_DMA_IRQHandler+0x1c4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d036      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a57      	ldr	r2, [pc, #348]	@ (8003978 <HAL_DMA_IRQHandler+0x1c8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d031      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a56      	ldr	r2, [pc, #344]	@ (800397c <HAL_DMA_IRQHandler+0x1cc>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d02c      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a54      	ldr	r2, [pc, #336]	@ (8003980 <HAL_DMA_IRQHandler+0x1d0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d027      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a53      	ldr	r2, [pc, #332]	@ (8003984 <HAL_DMA_IRQHandler+0x1d4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d022      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a51      	ldr	r2, [pc, #324]	@ (8003988 <HAL_DMA_IRQHandler+0x1d8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d01d      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a50      	ldr	r2, [pc, #320]	@ (800398c <HAL_DMA_IRQHandler+0x1dc>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d018      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a4e      	ldr	r2, [pc, #312]	@ (8003990 <HAL_DMA_IRQHandler+0x1e0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a4d      	ldr	r2, [pc, #308]	@ (8003994 <HAL_DMA_IRQHandler+0x1e4>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d00e      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a4b      	ldr	r2, [pc, #300]	@ (8003998 <HAL_DMA_IRQHandler+0x1e8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d009      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a4a      	ldr	r2, [pc, #296]	@ (800399c <HAL_DMA_IRQHandler+0x1ec>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d004      	beq.n	8003882 <HAL_DMA_IRQHandler+0xd2>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a48      	ldr	r2, [pc, #288]	@ (80039a0 <HAL_DMA_IRQHandler+0x1f0>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d101      	bne.n	8003886 <HAL_DMA_IRQHandler+0xd6>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_DMA_IRQHandler+0xd8>
 8003886:	2300      	movs	r3, #0
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 842b 	beq.w	80040e4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003892:	f003 031f 	and.w	r3, r3, #31
 8003896:	2208      	movs	r2, #8
 8003898:	409a      	lsls	r2, r3
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 80a2 	beq.w	80039e8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003964 <HAL_DMA_IRQHandler+0x1b4>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d04a      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003968 <HAL_DMA_IRQHandler+0x1b8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d045      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a2b      	ldr	r2, [pc, #172]	@ (800396c <HAL_DMA_IRQHandler+0x1bc>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d040      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003970 <HAL_DMA_IRQHandler+0x1c0>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d03b      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a28      	ldr	r2, [pc, #160]	@ (8003974 <HAL_DMA_IRQHandler+0x1c4>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d036      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a27      	ldr	r2, [pc, #156]	@ (8003978 <HAL_DMA_IRQHandler+0x1c8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d031      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a25      	ldr	r2, [pc, #148]	@ (800397c <HAL_DMA_IRQHandler+0x1cc>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d02c      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a24      	ldr	r2, [pc, #144]	@ (8003980 <HAL_DMA_IRQHandler+0x1d0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d027      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a22      	ldr	r2, [pc, #136]	@ (8003984 <HAL_DMA_IRQHandler+0x1d4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d022      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a21      	ldr	r2, [pc, #132]	@ (8003988 <HAL_DMA_IRQHandler+0x1d8>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d01d      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a1f      	ldr	r2, [pc, #124]	@ (800398c <HAL_DMA_IRQHandler+0x1dc>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d018      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a1e      	ldr	r2, [pc, #120]	@ (8003990 <HAL_DMA_IRQHandler+0x1e0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d013      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a1c      	ldr	r2, [pc, #112]	@ (8003994 <HAL_DMA_IRQHandler+0x1e4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a1b      	ldr	r2, [pc, #108]	@ (8003998 <HAL_DMA_IRQHandler+0x1e8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d009      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a19      	ldr	r2, [pc, #100]	@ (800399c <HAL_DMA_IRQHandler+0x1ec>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_DMA_IRQHandler+0x194>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a18      	ldr	r2, [pc, #96]	@ (80039a0 <HAL_DMA_IRQHandler+0x1f0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d12f      	bne.n	80039a4 <HAL_DMA_IRQHandler+0x1f4>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	bf14      	ite	ne
 8003952:	2301      	movne	r3, #1
 8003954:	2300      	moveq	r3, #0
 8003956:	b2db      	uxtb	r3, r3
 8003958:	e02e      	b.n	80039b8 <HAL_DMA_IRQHandler+0x208>
 800395a:	bf00      	nop
 800395c:	24000000 	.word	0x24000000
 8003960:	1b4e81b5 	.word	0x1b4e81b5
 8003964:	40020010 	.word	0x40020010
 8003968:	40020028 	.word	0x40020028
 800396c:	40020040 	.word	0x40020040
 8003970:	40020058 	.word	0x40020058
 8003974:	40020070 	.word	0x40020070
 8003978:	40020088 	.word	0x40020088
 800397c:	400200a0 	.word	0x400200a0
 8003980:	400200b8 	.word	0x400200b8
 8003984:	40020410 	.word	0x40020410
 8003988:	40020428 	.word	0x40020428
 800398c:	40020440 	.word	0x40020440
 8003990:	40020458 	.word	0x40020458
 8003994:	40020470 	.word	0x40020470
 8003998:	40020488 	.word	0x40020488
 800399c:	400204a0 	.word	0x400204a0
 80039a0:	400204b8 	.word	0x400204b8
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	bf14      	ite	ne
 80039b2:	2301      	movne	r3, #1
 80039b4:	2300      	moveq	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d015      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0204 	bic.w	r2, r2, #4
 80039ca:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	2208      	movs	r2, #8
 80039d6:	409a      	lsls	r2, r3
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e0:	f043 0201 	orr.w	r2, r3, #1
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f003 031f 	and.w	r3, r3, #31
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	fa22 f303 	lsr.w	r3, r2, r3
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d06e      	beq.n	8003adc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a69      	ldr	r2, [pc, #420]	@ (8003ba8 <HAL_DMA_IRQHandler+0x3f8>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d04a      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a67      	ldr	r2, [pc, #412]	@ (8003bac <HAL_DMA_IRQHandler+0x3fc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d045      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a66      	ldr	r2, [pc, #408]	@ (8003bb0 <HAL_DMA_IRQHandler+0x400>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d040      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a64      	ldr	r2, [pc, #400]	@ (8003bb4 <HAL_DMA_IRQHandler+0x404>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d03b      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a63      	ldr	r2, [pc, #396]	@ (8003bb8 <HAL_DMA_IRQHandler+0x408>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d036      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a61      	ldr	r2, [pc, #388]	@ (8003bbc <HAL_DMA_IRQHandler+0x40c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d031      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a60      	ldr	r2, [pc, #384]	@ (8003bc0 <HAL_DMA_IRQHandler+0x410>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d02c      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a5e      	ldr	r2, [pc, #376]	@ (8003bc4 <HAL_DMA_IRQHandler+0x414>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d027      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a5d      	ldr	r2, [pc, #372]	@ (8003bc8 <HAL_DMA_IRQHandler+0x418>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d022      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a5b      	ldr	r2, [pc, #364]	@ (8003bcc <HAL_DMA_IRQHandler+0x41c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d01d      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a5a      	ldr	r2, [pc, #360]	@ (8003bd0 <HAL_DMA_IRQHandler+0x420>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d018      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a58      	ldr	r2, [pc, #352]	@ (8003bd4 <HAL_DMA_IRQHandler+0x424>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d013      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a57      	ldr	r2, [pc, #348]	@ (8003bd8 <HAL_DMA_IRQHandler+0x428>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00e      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a55      	ldr	r2, [pc, #340]	@ (8003bdc <HAL_DMA_IRQHandler+0x42c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d009      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a54      	ldr	r2, [pc, #336]	@ (8003be0 <HAL_DMA_IRQHandler+0x430>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d004      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ee>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a52      	ldr	r2, [pc, #328]	@ (8003be4 <HAL_DMA_IRQHandler+0x434>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d10a      	bne.n	8003ab4 <HAL_DMA_IRQHandler+0x304>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bf14      	ite	ne
 8003aac:	2301      	movne	r3, #1
 8003aae:	2300      	moveq	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	e003      	b.n	8003abc <HAL_DMA_IRQHandler+0x30c>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2300      	movs	r3, #0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	2201      	movs	r2, #1
 8003aca:	409a      	lsls	r2, r3
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad4:	f043 0202 	orr.w	r2, r3, #2
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae0:	f003 031f 	and.w	r3, r3, #31
 8003ae4:	2204      	movs	r2, #4
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	4013      	ands	r3, r2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 808f 	beq.w	8003c10 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2c      	ldr	r2, [pc, #176]	@ (8003ba8 <HAL_DMA_IRQHandler+0x3f8>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d04a      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a2a      	ldr	r2, [pc, #168]	@ (8003bac <HAL_DMA_IRQHandler+0x3fc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d045      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a29      	ldr	r2, [pc, #164]	@ (8003bb0 <HAL_DMA_IRQHandler+0x400>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d040      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a27      	ldr	r2, [pc, #156]	@ (8003bb4 <HAL_DMA_IRQHandler+0x404>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d03b      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a26      	ldr	r2, [pc, #152]	@ (8003bb8 <HAL_DMA_IRQHandler+0x408>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d036      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a24      	ldr	r2, [pc, #144]	@ (8003bbc <HAL_DMA_IRQHandler+0x40c>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d031      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a23      	ldr	r2, [pc, #140]	@ (8003bc0 <HAL_DMA_IRQHandler+0x410>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d02c      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a21      	ldr	r2, [pc, #132]	@ (8003bc4 <HAL_DMA_IRQHandler+0x414>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d027      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a20      	ldr	r2, [pc, #128]	@ (8003bc8 <HAL_DMA_IRQHandler+0x418>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d022      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1e      	ldr	r2, [pc, #120]	@ (8003bcc <HAL_DMA_IRQHandler+0x41c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d01d      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd0 <HAL_DMA_IRQHandler+0x420>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d018      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd4 <HAL_DMA_IRQHandler+0x424>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d013      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd8 <HAL_DMA_IRQHandler+0x428>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d00e      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a18      	ldr	r2, [pc, #96]	@ (8003bdc <HAL_DMA_IRQHandler+0x42c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d009      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a17      	ldr	r2, [pc, #92]	@ (8003be0 <HAL_DMA_IRQHandler+0x430>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d004      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x3e2>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a15      	ldr	r2, [pc, #84]	@ (8003be4 <HAL_DMA_IRQHandler+0x434>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d12a      	bne.n	8003be8 <HAL_DMA_IRQHandler+0x438>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bf14      	ite	ne
 8003ba0:	2301      	movne	r3, #1
 8003ba2:	2300      	moveq	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	e023      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x440>
 8003ba8:	40020010 	.word	0x40020010
 8003bac:	40020028 	.word	0x40020028
 8003bb0:	40020040 	.word	0x40020040
 8003bb4:	40020058 	.word	0x40020058
 8003bb8:	40020070 	.word	0x40020070
 8003bbc:	40020088 	.word	0x40020088
 8003bc0:	400200a0 	.word	0x400200a0
 8003bc4:	400200b8 	.word	0x400200b8
 8003bc8:	40020410 	.word	0x40020410
 8003bcc:	40020428 	.word	0x40020428
 8003bd0:	40020440 	.word	0x40020440
 8003bd4:	40020458 	.word	0x40020458
 8003bd8:	40020470 	.word	0x40020470
 8003bdc:	40020488 	.word	0x40020488
 8003be0:	400204a0 	.word	0x400204a0
 8003be4:	400204b8 	.word	0x400204b8
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00d      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf8:	f003 031f 	and.w	r3, r3, #31
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	409a      	lsls	r2, r3
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c08:	f043 0204 	orr.w	r2, r3, #4
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c14:	f003 031f 	and.w	r3, r3, #31
 8003c18:	2210      	movs	r2, #16
 8003c1a:	409a      	lsls	r2, r3
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 80a6 	beq.w	8003d72 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a85      	ldr	r2, [pc, #532]	@ (8003e40 <HAL_DMA_IRQHandler+0x690>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d04a      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a83      	ldr	r2, [pc, #524]	@ (8003e44 <HAL_DMA_IRQHandler+0x694>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d045      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a82      	ldr	r2, [pc, #520]	@ (8003e48 <HAL_DMA_IRQHandler+0x698>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d040      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a80      	ldr	r2, [pc, #512]	@ (8003e4c <HAL_DMA_IRQHandler+0x69c>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d03b      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a7f      	ldr	r2, [pc, #508]	@ (8003e50 <HAL_DMA_IRQHandler+0x6a0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d036      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a7d      	ldr	r2, [pc, #500]	@ (8003e54 <HAL_DMA_IRQHandler+0x6a4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d031      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a7c      	ldr	r2, [pc, #496]	@ (8003e58 <HAL_DMA_IRQHandler+0x6a8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d02c      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a7a      	ldr	r2, [pc, #488]	@ (8003e5c <HAL_DMA_IRQHandler+0x6ac>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d027      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a79      	ldr	r2, [pc, #484]	@ (8003e60 <HAL_DMA_IRQHandler+0x6b0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d022      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a77      	ldr	r2, [pc, #476]	@ (8003e64 <HAL_DMA_IRQHandler+0x6b4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d01d      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a76      	ldr	r2, [pc, #472]	@ (8003e68 <HAL_DMA_IRQHandler+0x6b8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d018      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a74      	ldr	r2, [pc, #464]	@ (8003e6c <HAL_DMA_IRQHandler+0x6bc>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d013      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a73      	ldr	r2, [pc, #460]	@ (8003e70 <HAL_DMA_IRQHandler+0x6c0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d00e      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a71      	ldr	r2, [pc, #452]	@ (8003e74 <HAL_DMA_IRQHandler+0x6c4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d009      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a70      	ldr	r2, [pc, #448]	@ (8003e78 <HAL_DMA_IRQHandler+0x6c8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d004      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x516>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e7c <HAL_DMA_IRQHandler+0x6cc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d10a      	bne.n	8003cdc <HAL_DMA_IRQHandler+0x52c>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	bf14      	ite	ne
 8003cd4:	2301      	movne	r3, #1
 8003cd6:	2300      	moveq	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	e009      	b.n	8003cf0 <HAL_DMA_IRQHandler+0x540>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0304 	and.w	r3, r3, #4
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	bf14      	ite	ne
 8003cea:	2301      	movne	r3, #1
 8003cec:	2300      	moveq	r3, #0
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d03e      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	2210      	movs	r2, #16
 8003cfe:	409a      	lsls	r2, r3
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d018      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d108      	bne.n	8003d32 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d024      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	4798      	blx	r3
 8003d30:	e01f      	b.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d01b      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	4798      	blx	r3
 8003d42:	e016      	b.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d107      	bne.n	8003d62 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0208 	bic.w	r2, r2, #8
 8003d60:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 8110 	beq.w	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e40 <HAL_DMA_IRQHandler+0x690>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d04a      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a2b      	ldr	r2, [pc, #172]	@ (8003e44 <HAL_DMA_IRQHandler+0x694>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d045      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a29      	ldr	r2, [pc, #164]	@ (8003e48 <HAL_DMA_IRQHandler+0x698>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d040      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a28      	ldr	r2, [pc, #160]	@ (8003e4c <HAL_DMA_IRQHandler+0x69c>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d03b      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a26      	ldr	r2, [pc, #152]	@ (8003e50 <HAL_DMA_IRQHandler+0x6a0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d036      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a25      	ldr	r2, [pc, #148]	@ (8003e54 <HAL_DMA_IRQHandler+0x6a4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d031      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a23      	ldr	r2, [pc, #140]	@ (8003e58 <HAL_DMA_IRQHandler+0x6a8>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02c      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a22      	ldr	r2, [pc, #136]	@ (8003e5c <HAL_DMA_IRQHandler+0x6ac>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d027      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a20      	ldr	r2, [pc, #128]	@ (8003e60 <HAL_DMA_IRQHandler+0x6b0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d022      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a1f      	ldr	r2, [pc, #124]	@ (8003e64 <HAL_DMA_IRQHandler+0x6b4>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d01d      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e68 <HAL_DMA_IRQHandler+0x6b8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d018      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e6c <HAL_DMA_IRQHandler+0x6bc>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d013      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a1a      	ldr	r2, [pc, #104]	@ (8003e70 <HAL_DMA_IRQHandler+0x6c0>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00e      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a19      	ldr	r2, [pc, #100]	@ (8003e74 <HAL_DMA_IRQHandler+0x6c4>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d009      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a17      	ldr	r2, [pc, #92]	@ (8003e78 <HAL_DMA_IRQHandler+0x6c8>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x678>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a16      	ldr	r2, [pc, #88]	@ (8003e7c <HAL_DMA_IRQHandler+0x6cc>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d12b      	bne.n	8003e80 <HAL_DMA_IRQHandler+0x6d0>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	bf14      	ite	ne
 8003e36:	2301      	movne	r3, #1
 8003e38:	2300      	moveq	r3, #0
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	e02a      	b.n	8003e94 <HAL_DMA_IRQHandler+0x6e4>
 8003e3e:	bf00      	nop
 8003e40:	40020010 	.word	0x40020010
 8003e44:	40020028 	.word	0x40020028
 8003e48:	40020040 	.word	0x40020040
 8003e4c:	40020058 	.word	0x40020058
 8003e50:	40020070 	.word	0x40020070
 8003e54:	40020088 	.word	0x40020088
 8003e58:	400200a0 	.word	0x400200a0
 8003e5c:	400200b8 	.word	0x400200b8
 8003e60:	40020410 	.word	0x40020410
 8003e64:	40020428 	.word	0x40020428
 8003e68:	40020440 	.word	0x40020440
 8003e6c:	40020458 	.word	0x40020458
 8003e70:	40020470 	.word	0x40020470
 8003e74:	40020488 	.word	0x40020488
 8003e78:	400204a0 	.word	0x400204a0
 8003e7c:	400204b8 	.word	0x400204b8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	bf14      	ite	ne
 8003e8e:	2301      	movne	r3, #1
 8003e90:	2300      	moveq	r3, #0
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f000 8087 	beq.w	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9e:	f003 031f 	and.w	r3, r3, #31
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	409a      	lsls	r2, r3
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	d139      	bne.n	8003f2a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0216 	bic.w	r2, r2, #22
 8003ec4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695a      	ldr	r2, [r3, #20]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ed4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d103      	bne.n	8003ee6 <HAL_DMA_IRQHandler+0x736>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d007      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0208 	bic.w	r2, r2, #8
 8003ef4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efa:	f003 031f 	and.w	r3, r3, #31
 8003efe:	223f      	movs	r2, #63	@ 0x3f
 8003f00:	409a      	lsls	r2, r3
 8003f02:	6a3b      	ldr	r3, [r7, #32]
 8003f04:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 834a 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	4798      	blx	r3
          }
          return;
 8003f28:	e344      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d018      	beq.n	8003f6a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d108      	bne.n	8003f58 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d02c      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	4798      	blx	r3
 8003f56:	e027      	b.n	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d023      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	4798      	blx	r3
 8003f68:	e01e      	b.n	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10f      	bne.n	8003f98 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0210 	bic.w	r2, r2, #16
 8003f86:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 8306 	beq.w	80045be <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 8088 	beq.w	80040d0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2204      	movs	r2, #4
 8003fc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a7a      	ldr	r2, [pc, #488]	@ (80041b8 <HAL_DMA_IRQHandler+0xa08>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d04a      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a79      	ldr	r2, [pc, #484]	@ (80041bc <HAL_DMA_IRQHandler+0xa0c>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d045      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a77      	ldr	r2, [pc, #476]	@ (80041c0 <HAL_DMA_IRQHandler+0xa10>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d040      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a76      	ldr	r2, [pc, #472]	@ (80041c4 <HAL_DMA_IRQHandler+0xa14>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d03b      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a74      	ldr	r2, [pc, #464]	@ (80041c8 <HAL_DMA_IRQHandler+0xa18>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d036      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a73      	ldr	r2, [pc, #460]	@ (80041cc <HAL_DMA_IRQHandler+0xa1c>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d031      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a71      	ldr	r2, [pc, #452]	@ (80041d0 <HAL_DMA_IRQHandler+0xa20>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d02c      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a70      	ldr	r2, [pc, #448]	@ (80041d4 <HAL_DMA_IRQHandler+0xa24>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d027      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a6e      	ldr	r2, [pc, #440]	@ (80041d8 <HAL_DMA_IRQHandler+0xa28>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d022      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a6d      	ldr	r2, [pc, #436]	@ (80041dc <HAL_DMA_IRQHandler+0xa2c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d01d      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a6b      	ldr	r2, [pc, #428]	@ (80041e0 <HAL_DMA_IRQHandler+0xa30>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d018      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a6a      	ldr	r2, [pc, #424]	@ (80041e4 <HAL_DMA_IRQHandler+0xa34>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d013      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a68      	ldr	r2, [pc, #416]	@ (80041e8 <HAL_DMA_IRQHandler+0xa38>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00e      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a67      	ldr	r2, [pc, #412]	@ (80041ec <HAL_DMA_IRQHandler+0xa3c>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d009      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a65      	ldr	r2, [pc, #404]	@ (80041f0 <HAL_DMA_IRQHandler+0xa40>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d004      	beq.n	8004068 <HAL_DMA_IRQHandler+0x8b8>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a64      	ldr	r2, [pc, #400]	@ (80041f4 <HAL_DMA_IRQHandler+0xa44>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d108      	bne.n	800407a <HAL_DMA_IRQHandler+0x8ca>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	e007      	b.n	800408a <HAL_DMA_IRQHandler+0x8da>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0201 	bic.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	3301      	adds	r3, #1
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004092:	429a      	cmp	r2, r3
 8004094:	d307      	bcc.n	80040a6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1f2      	bne.n	800408a <HAL_DMA_IRQHandler+0x8da>
 80040a4:	e000      	b.n	80040a8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80040a6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d004      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2203      	movs	r2, #3
 80040ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80040be:	e003      	b.n	80040c8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f000 8272 	beq.w	80045be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	4798      	blx	r3
 80040e2:	e26c      	b.n	80045be <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a43      	ldr	r2, [pc, #268]	@ (80041f8 <HAL_DMA_IRQHandler+0xa48>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d022      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a42      	ldr	r2, [pc, #264]	@ (80041fc <HAL_DMA_IRQHandler+0xa4c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d01d      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a40      	ldr	r2, [pc, #256]	@ (8004200 <HAL_DMA_IRQHandler+0xa50>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d018      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a3f      	ldr	r2, [pc, #252]	@ (8004204 <HAL_DMA_IRQHandler+0xa54>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d013      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a3d      	ldr	r2, [pc, #244]	@ (8004208 <HAL_DMA_IRQHandler+0xa58>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00e      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a3c      	ldr	r2, [pc, #240]	@ (800420c <HAL_DMA_IRQHandler+0xa5c>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d009      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a3a      	ldr	r2, [pc, #232]	@ (8004210 <HAL_DMA_IRQHandler+0xa60>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <HAL_DMA_IRQHandler+0x984>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a39      	ldr	r2, [pc, #228]	@ (8004214 <HAL_DMA_IRQHandler+0xa64>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d101      	bne.n	8004138 <HAL_DMA_IRQHandler+0x988>
 8004134:	2301      	movs	r3, #1
 8004136:	e000      	b.n	800413a <HAL_DMA_IRQHandler+0x98a>
 8004138:	2300      	movs	r3, #0
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 823f 	beq.w	80045be <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800414c:	f003 031f 	and.w	r3, r3, #31
 8004150:	2204      	movs	r2, #4
 8004152:	409a      	lsls	r2, r3
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	4013      	ands	r3, r2
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80cd 	beq.w	80042f8 <HAL_DMA_IRQHandler+0xb48>
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 80c7 	beq.w	80042f8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800416e:	f003 031f 	and.w	r3, r3, #31
 8004172:	2204      	movs	r2, #4
 8004174:	409a      	lsls	r2, r3
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d049      	beq.n	8004218 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d109      	bne.n	80041a2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004192:	2b00      	cmp	r3, #0
 8004194:	f000 8210 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041a0:	e20a      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 8206 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041b4:	e200      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe08>
 80041b6:	bf00      	nop
 80041b8:	40020010 	.word	0x40020010
 80041bc:	40020028 	.word	0x40020028
 80041c0:	40020040 	.word	0x40020040
 80041c4:	40020058 	.word	0x40020058
 80041c8:	40020070 	.word	0x40020070
 80041cc:	40020088 	.word	0x40020088
 80041d0:	400200a0 	.word	0x400200a0
 80041d4:	400200b8 	.word	0x400200b8
 80041d8:	40020410 	.word	0x40020410
 80041dc:	40020428 	.word	0x40020428
 80041e0:	40020440 	.word	0x40020440
 80041e4:	40020458 	.word	0x40020458
 80041e8:	40020470 	.word	0x40020470
 80041ec:	40020488 	.word	0x40020488
 80041f0:	400204a0 	.word	0x400204a0
 80041f4:	400204b8 	.word	0x400204b8
 80041f8:	58025408 	.word	0x58025408
 80041fc:	5802541c 	.word	0x5802541c
 8004200:	58025430 	.word	0x58025430
 8004204:	58025444 	.word	0x58025444
 8004208:	58025458 	.word	0x58025458
 800420c:	5802546c 	.word	0x5802546c
 8004210:	58025480 	.word	0x58025480
 8004214:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d160      	bne.n	80042e4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a7f      	ldr	r2, [pc, #508]	@ (8004424 <HAL_DMA_IRQHandler+0xc74>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d04a      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a7d      	ldr	r2, [pc, #500]	@ (8004428 <HAL_DMA_IRQHandler+0xc78>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d045      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a7c      	ldr	r2, [pc, #496]	@ (800442c <HAL_DMA_IRQHandler+0xc7c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d040      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a7a      	ldr	r2, [pc, #488]	@ (8004430 <HAL_DMA_IRQHandler+0xc80>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d03b      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a79      	ldr	r2, [pc, #484]	@ (8004434 <HAL_DMA_IRQHandler+0xc84>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d036      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a77      	ldr	r2, [pc, #476]	@ (8004438 <HAL_DMA_IRQHandler+0xc88>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d031      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a76      	ldr	r2, [pc, #472]	@ (800443c <HAL_DMA_IRQHandler+0xc8c>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d02c      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a74      	ldr	r2, [pc, #464]	@ (8004440 <HAL_DMA_IRQHandler+0xc90>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d027      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a73      	ldr	r2, [pc, #460]	@ (8004444 <HAL_DMA_IRQHandler+0xc94>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d022      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a71      	ldr	r2, [pc, #452]	@ (8004448 <HAL_DMA_IRQHandler+0xc98>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d01d      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a70      	ldr	r2, [pc, #448]	@ (800444c <HAL_DMA_IRQHandler+0xc9c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d018      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a6e      	ldr	r2, [pc, #440]	@ (8004450 <HAL_DMA_IRQHandler+0xca0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d013      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a6d      	ldr	r2, [pc, #436]	@ (8004454 <HAL_DMA_IRQHandler+0xca4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00e      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a6b      	ldr	r2, [pc, #428]	@ (8004458 <HAL_DMA_IRQHandler+0xca8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d009      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a6a      	ldr	r2, [pc, #424]	@ (800445c <HAL_DMA_IRQHandler+0xcac>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_DMA_IRQHandler+0xb12>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a68      	ldr	r2, [pc, #416]	@ (8004460 <HAL_DMA_IRQHandler+0xcb0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d108      	bne.n	80042d4 <HAL_DMA_IRQHandler+0xb24>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0208 	bic.w	r2, r2, #8
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	e007      	b.n	80042e4 <HAL_DMA_IRQHandler+0xb34>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0204 	bic.w	r2, r2, #4
 80042e2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 8165 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042f6:	e15f      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	2202      	movs	r2, #2
 8004302:	409a      	lsls	r2, r3
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	4013      	ands	r3, r2
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80c5 	beq.w	8004498 <HAL_DMA_IRQHandler+0xce8>
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 80bf 	beq.w	8004498 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431e:	f003 031f 	and.w	r3, r3, #31
 8004322:	2202      	movs	r2, #2
 8004324:	409a      	lsls	r2, r3
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d018      	beq.n	8004366 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 813a 	beq.w	80045bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004350:	e134      	b.n	80045bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 8130 	beq.w	80045bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004364:	e12a      	b.n	80045bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b00      	cmp	r3, #0
 800436e:	f040 8089 	bne.w	8004484 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2b      	ldr	r2, [pc, #172]	@ (8004424 <HAL_DMA_IRQHandler+0xc74>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d04a      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a29      	ldr	r2, [pc, #164]	@ (8004428 <HAL_DMA_IRQHandler+0xc78>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d045      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a28      	ldr	r2, [pc, #160]	@ (800442c <HAL_DMA_IRQHandler+0xc7c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d040      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a26      	ldr	r2, [pc, #152]	@ (8004430 <HAL_DMA_IRQHandler+0xc80>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d03b      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a25      	ldr	r2, [pc, #148]	@ (8004434 <HAL_DMA_IRQHandler+0xc84>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d036      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a23      	ldr	r2, [pc, #140]	@ (8004438 <HAL_DMA_IRQHandler+0xc88>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d031      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a22      	ldr	r2, [pc, #136]	@ (800443c <HAL_DMA_IRQHandler+0xc8c>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d02c      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a20      	ldr	r2, [pc, #128]	@ (8004440 <HAL_DMA_IRQHandler+0xc90>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d027      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004444 <HAL_DMA_IRQHandler+0xc94>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d022      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004448 <HAL_DMA_IRQHandler+0xc98>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01d      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a1c      	ldr	r2, [pc, #112]	@ (800444c <HAL_DMA_IRQHandler+0xc9c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d018      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a1a      	ldr	r2, [pc, #104]	@ (8004450 <HAL_DMA_IRQHandler+0xca0>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a19      	ldr	r2, [pc, #100]	@ (8004454 <HAL_DMA_IRQHandler+0xca4>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d00e      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a17      	ldr	r2, [pc, #92]	@ (8004458 <HAL_DMA_IRQHandler+0xca8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d009      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a16      	ldr	r2, [pc, #88]	@ (800445c <HAL_DMA_IRQHandler+0xcac>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d004      	beq.n	8004412 <HAL_DMA_IRQHandler+0xc62>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a14      	ldr	r2, [pc, #80]	@ (8004460 <HAL_DMA_IRQHandler+0xcb0>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d128      	bne.n	8004464 <HAL_DMA_IRQHandler+0xcb4>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0214 	bic.w	r2, r2, #20
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	e027      	b.n	8004474 <HAL_DMA_IRQHandler+0xcc4>
 8004424:	40020010 	.word	0x40020010
 8004428:	40020028 	.word	0x40020028
 800442c:	40020040 	.word	0x40020040
 8004430:	40020058 	.word	0x40020058
 8004434:	40020070 	.word	0x40020070
 8004438:	40020088 	.word	0x40020088
 800443c:	400200a0 	.word	0x400200a0
 8004440:	400200b8 	.word	0x400200b8
 8004444:	40020410 	.word	0x40020410
 8004448:	40020428 	.word	0x40020428
 800444c:	40020440 	.word	0x40020440
 8004450:	40020458 	.word	0x40020458
 8004454:	40020470 	.word	0x40020470
 8004458:	40020488 	.word	0x40020488
 800445c:	400204a0 	.word	0x400204a0
 8004460:	400204b8 	.word	0x400204b8
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 020a 	bic.w	r2, r2, #10
 8004472:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 8097 	beq.w	80045bc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004496:	e091      	b.n	80045bc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	2208      	movs	r2, #8
 80044a2:	409a      	lsls	r2, r3
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8088 	beq.w	80045be <HAL_DMA_IRQHandler+0xe0e>
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f003 0308 	and.w	r3, r3, #8
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f000 8082 	beq.w	80045be <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a41      	ldr	r2, [pc, #260]	@ (80045c4 <HAL_DMA_IRQHandler+0xe14>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d04a      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a3f      	ldr	r2, [pc, #252]	@ (80045c8 <HAL_DMA_IRQHandler+0xe18>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d045      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a3e      	ldr	r2, [pc, #248]	@ (80045cc <HAL_DMA_IRQHandler+0xe1c>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d040      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a3c      	ldr	r2, [pc, #240]	@ (80045d0 <HAL_DMA_IRQHandler+0xe20>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d03b      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a3b      	ldr	r2, [pc, #236]	@ (80045d4 <HAL_DMA_IRQHandler+0xe24>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d036      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a39      	ldr	r2, [pc, #228]	@ (80045d8 <HAL_DMA_IRQHandler+0xe28>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d031      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a38      	ldr	r2, [pc, #224]	@ (80045dc <HAL_DMA_IRQHandler+0xe2c>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d02c      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a36      	ldr	r2, [pc, #216]	@ (80045e0 <HAL_DMA_IRQHandler+0xe30>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d027      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a35      	ldr	r2, [pc, #212]	@ (80045e4 <HAL_DMA_IRQHandler+0xe34>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d022      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a33      	ldr	r2, [pc, #204]	@ (80045e8 <HAL_DMA_IRQHandler+0xe38>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d01d      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a32      	ldr	r2, [pc, #200]	@ (80045ec <HAL_DMA_IRQHandler+0xe3c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d018      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a30      	ldr	r2, [pc, #192]	@ (80045f0 <HAL_DMA_IRQHandler+0xe40>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d013      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a2f      	ldr	r2, [pc, #188]	@ (80045f4 <HAL_DMA_IRQHandler+0xe44>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00e      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a2d      	ldr	r2, [pc, #180]	@ (80045f8 <HAL_DMA_IRQHandler+0xe48>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d009      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a2c      	ldr	r2, [pc, #176]	@ (80045fc <HAL_DMA_IRQHandler+0xe4c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d004      	beq.n	800455a <HAL_DMA_IRQHandler+0xdaa>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a2a      	ldr	r2, [pc, #168]	@ (8004600 <HAL_DMA_IRQHandler+0xe50>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d108      	bne.n	800456c <HAL_DMA_IRQHandler+0xdbc>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 021c 	bic.w	r2, r2, #28
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	e007      	b.n	800457c <HAL_DMA_IRQHandler+0xdcc>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 020e 	bic.w	r2, r2, #14
 800457a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004580:	f003 031f 	and.w	r3, r3, #31
 8004584:	2201      	movs	r2, #1
 8004586:	409a      	lsls	r2, r3
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d009      	beq.n	80045be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	4798      	blx	r3
 80045b2:	e004      	b.n	80045be <HAL_DMA_IRQHandler+0xe0e>
          return;
 80045b4:	bf00      	nop
 80045b6:	e002      	b.n	80045be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b8:	bf00      	nop
 80045ba:	e000      	b.n	80045be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045bc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045be:	3728      	adds	r7, #40	@ 0x28
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40020010 	.word	0x40020010
 80045c8:	40020028 	.word	0x40020028
 80045cc:	40020040 	.word	0x40020040
 80045d0:	40020058 	.word	0x40020058
 80045d4:	40020070 	.word	0x40020070
 80045d8:	40020088 	.word	0x40020088
 80045dc:	400200a0 	.word	0x400200a0
 80045e0:	400200b8 	.word	0x400200b8
 80045e4:	40020410 	.word	0x40020410
 80045e8:	40020428 	.word	0x40020428
 80045ec:	40020440 	.word	0x40020440
 80045f0:	40020458 	.word	0x40020458
 80045f4:	40020470 	.word	0x40020470
 80045f8:	40020488 	.word	0x40020488
 80045fc:	400204a0 	.word	0x400204a0
 8004600:	400204b8 	.word	0x400204b8

08004604 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a42      	ldr	r2, [pc, #264]	@ (800471c <DMA_CalcBaseAndBitshift+0x118>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d04a      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a41      	ldr	r2, [pc, #260]	@ (8004720 <DMA_CalcBaseAndBitshift+0x11c>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d045      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a3f      	ldr	r2, [pc, #252]	@ (8004724 <DMA_CalcBaseAndBitshift+0x120>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d040      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a3e      	ldr	r2, [pc, #248]	@ (8004728 <DMA_CalcBaseAndBitshift+0x124>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d03b      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a3c      	ldr	r2, [pc, #240]	@ (800472c <DMA_CalcBaseAndBitshift+0x128>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d036      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a3b      	ldr	r2, [pc, #236]	@ (8004730 <DMA_CalcBaseAndBitshift+0x12c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d031      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a39      	ldr	r2, [pc, #228]	@ (8004734 <DMA_CalcBaseAndBitshift+0x130>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d02c      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a38      	ldr	r2, [pc, #224]	@ (8004738 <DMA_CalcBaseAndBitshift+0x134>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d027      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a36      	ldr	r2, [pc, #216]	@ (800473c <DMA_CalcBaseAndBitshift+0x138>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d022      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a35      	ldr	r2, [pc, #212]	@ (8004740 <DMA_CalcBaseAndBitshift+0x13c>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d01d      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a33      	ldr	r2, [pc, #204]	@ (8004744 <DMA_CalcBaseAndBitshift+0x140>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d018      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a32      	ldr	r2, [pc, #200]	@ (8004748 <DMA_CalcBaseAndBitshift+0x144>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d013      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a30      	ldr	r2, [pc, #192]	@ (800474c <DMA_CalcBaseAndBitshift+0x148>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00e      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a2f      	ldr	r2, [pc, #188]	@ (8004750 <DMA_CalcBaseAndBitshift+0x14c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d009      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a2d      	ldr	r2, [pc, #180]	@ (8004754 <DMA_CalcBaseAndBitshift+0x150>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d004      	beq.n	80046ac <DMA_CalcBaseAndBitshift+0xa8>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004758 <DMA_CalcBaseAndBitshift+0x154>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d101      	bne.n	80046b0 <DMA_CalcBaseAndBitshift+0xac>
 80046ac:	2301      	movs	r3, #1
 80046ae:	e000      	b.n	80046b2 <DMA_CalcBaseAndBitshift+0xae>
 80046b0:	2300      	movs	r3, #0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d024      	beq.n	8004700 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	3b10      	subs	r3, #16
 80046be:	4a27      	ldr	r2, [pc, #156]	@ (800475c <DMA_CalcBaseAndBitshift+0x158>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	4a24      	ldr	r2, [pc, #144]	@ (8004760 <DMA_CalcBaseAndBitshift+0x15c>)
 80046d0:	5cd3      	ldrb	r3, [r2, r3]
 80046d2:	461a      	mov	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d908      	bls.n	80046f0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	4b1f      	ldr	r3, [pc, #124]	@ (8004764 <DMA_CalcBaseAndBitshift+0x160>)
 80046e6:	4013      	ands	r3, r2
 80046e8:	1d1a      	adds	r2, r3, #4
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	659a      	str	r2, [r3, #88]	@ 0x58
 80046ee:	e00d      	b.n	800470c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004764 <DMA_CalcBaseAndBitshift+0x160>)
 80046f8:	4013      	ands	r3, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80046fe:	e005      	b.n	800470c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004710:	4618      	mov	r0, r3
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	40020010 	.word	0x40020010
 8004720:	40020028 	.word	0x40020028
 8004724:	40020040 	.word	0x40020040
 8004728:	40020058 	.word	0x40020058
 800472c:	40020070 	.word	0x40020070
 8004730:	40020088 	.word	0x40020088
 8004734:	400200a0 	.word	0x400200a0
 8004738:	400200b8 	.word	0x400200b8
 800473c:	40020410 	.word	0x40020410
 8004740:	40020428 	.word	0x40020428
 8004744:	40020440 	.word	0x40020440
 8004748:	40020458 	.word	0x40020458
 800474c:	40020470 	.word	0x40020470
 8004750:	40020488 	.word	0x40020488
 8004754:	400204a0 	.word	0x400204a0
 8004758:	400204b8 	.word	0x400204b8
 800475c:	aaaaaaab 	.word	0xaaaaaaab
 8004760:	0800a1fc 	.word	0x0800a1fc
 8004764:	fffffc00 	.word	0xfffffc00

08004768 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d120      	bne.n	80047be <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004780:	2b03      	cmp	r3, #3
 8004782:	d858      	bhi.n	8004836 <DMA_CheckFifoParam+0xce>
 8004784:	a201      	add	r2, pc, #4	@ (adr r2, 800478c <DMA_CheckFifoParam+0x24>)
 8004786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478a:	bf00      	nop
 800478c:	0800479d 	.word	0x0800479d
 8004790:	080047af 	.word	0x080047af
 8004794:	0800479d 	.word	0x0800479d
 8004798:	08004837 	.word	0x08004837
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d048      	beq.n	800483a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047ac:	e045      	b.n	800483a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047b6:	d142      	bne.n	800483e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047bc:	e03f      	b.n	800483e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c6:	d123      	bne.n	8004810 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	2b03      	cmp	r3, #3
 80047ce:	d838      	bhi.n	8004842 <DMA_CheckFifoParam+0xda>
 80047d0:	a201      	add	r2, pc, #4	@ (adr r2, 80047d8 <DMA_CheckFifoParam+0x70>)
 80047d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d6:	bf00      	nop
 80047d8:	080047e9 	.word	0x080047e9
 80047dc:	080047ef 	.word	0x080047ef
 80047e0:	080047e9 	.word	0x080047e9
 80047e4:	08004801 	.word	0x08004801
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
        break;
 80047ec:	e030      	b.n	8004850 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d025      	beq.n	8004846 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047fe:	e022      	b.n	8004846 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004804:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004808:	d11f      	bne.n	800484a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800480e:	e01c      	b.n	800484a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	2b02      	cmp	r3, #2
 8004816:	d902      	bls.n	800481e <DMA_CheckFifoParam+0xb6>
 8004818:	2b03      	cmp	r3, #3
 800481a:	d003      	beq.n	8004824 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800481c:	e018      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	73fb      	strb	r3, [r7, #15]
        break;
 8004822:	e015      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00e      	beq.n	800484e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
    break;
 8004834:	e00b      	b.n	800484e <DMA_CheckFifoParam+0xe6>
        break;
 8004836:	bf00      	nop
 8004838:	e00a      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        break;
 800483a:	bf00      	nop
 800483c:	e008      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        break;
 800483e:	bf00      	nop
 8004840:	e006      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        break;
 8004842:	bf00      	nop
 8004844:	e004      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        break;
 8004846:	bf00      	nop
 8004848:	e002      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
        break;
 800484a:	bf00      	nop
 800484c:	e000      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
    break;
 800484e:	bf00      	nop
    }
  }

  return status;
 8004850:	7bfb      	ldrb	r3, [r7, #15]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop

08004860 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a38      	ldr	r2, [pc, #224]	@ (8004954 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d022      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a36      	ldr	r2, [pc, #216]	@ (8004958 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d01d      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a35      	ldr	r2, [pc, #212]	@ (800495c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d018      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a33      	ldr	r2, [pc, #204]	@ (8004960 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d013      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a32      	ldr	r2, [pc, #200]	@ (8004964 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d00e      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a30      	ldr	r2, [pc, #192]	@ (8004968 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d009      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a2f      	ldr	r2, [pc, #188]	@ (800496c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d004      	beq.n	80048be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a2d      	ldr	r2, [pc, #180]	@ (8004970 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d101      	bne.n	80048c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80048c2:	2300      	movs	r3, #0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01a      	beq.n	80048fe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	3b08      	subs	r3, #8
 80048d0:	4a28      	ldr	r2, [pc, #160]	@ (8004974 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80048d2:	fba2 2303 	umull	r2, r3, r2, r3
 80048d6:	091b      	lsrs	r3, r3, #4
 80048d8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	4b26      	ldr	r3, [pc, #152]	@ (8004978 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	461a      	mov	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a24      	ldr	r2, [pc, #144]	@ (800497c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80048ec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f003 031f 	and.w	r3, r3, #31
 80048f4:	2201      	movs	r2, #1
 80048f6:	409a      	lsls	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80048fc:	e024      	b.n	8004948 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	b2db      	uxtb	r3, r3
 8004904:	3b10      	subs	r3, #16
 8004906:	4a1e      	ldr	r2, [pc, #120]	@ (8004980 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004908:	fba2 2303 	umull	r2, r3, r2, r3
 800490c:	091b      	lsrs	r3, r3, #4
 800490e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	4a1c      	ldr	r2, [pc, #112]	@ (8004984 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d806      	bhi.n	8004926 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4a1b      	ldr	r2, [pc, #108]	@ (8004988 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d902      	bls.n	8004926 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	3308      	adds	r3, #8
 8004924:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4b18      	ldr	r3, [pc, #96]	@ (800498c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800492a:	4413      	add	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	461a      	mov	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a16      	ldr	r2, [pc, #88]	@ (8004990 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004938:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f003 031f 	and.w	r3, r3, #31
 8004940:	2201      	movs	r2, #1
 8004942:	409a      	lsls	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004948:	bf00      	nop
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	58025408 	.word	0x58025408
 8004958:	5802541c 	.word	0x5802541c
 800495c:	58025430 	.word	0x58025430
 8004960:	58025444 	.word	0x58025444
 8004964:	58025458 	.word	0x58025458
 8004968:	5802546c 	.word	0x5802546c
 800496c:	58025480 	.word	0x58025480
 8004970:	58025494 	.word	0x58025494
 8004974:	cccccccd 	.word	0xcccccccd
 8004978:	16009600 	.word	0x16009600
 800497c:	58025880 	.word	0x58025880
 8004980:	aaaaaaab 	.word	0xaaaaaaab
 8004984:	400204b8 	.word	0x400204b8
 8004988:	4002040f 	.word	0x4002040f
 800498c:	10008200 	.word	0x10008200
 8004990:	40020880 	.word	0x40020880

08004994 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d04a      	beq.n	8004a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	d847      	bhi.n	8004a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a25      	ldr	r2, [pc, #148]	@ (8004a4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d022      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a24      	ldr	r2, [pc, #144]	@ (8004a50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d01d      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a22      	ldr	r2, [pc, #136]	@ (8004a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d018      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a21      	ldr	r2, [pc, #132]	@ (8004a58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d013      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00e      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d009      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004a68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d101      	bne.n	8004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e000      	b.n	8004a06 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004a04:	2300      	movs	r3, #0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4b17      	ldr	r3, [pc, #92]	@ (8004a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	461a      	mov	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a15      	ldr	r2, [pc, #84]	@ (8004a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004a1c:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a1e:	e009      	b.n	8004a34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4b14      	ldr	r3, [pc, #80]	@ (8004a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004a24:	4413      	add	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	461a      	mov	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a11      	ldr	r2, [pc, #68]	@ (8004a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004a32:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	2201      	movs	r2, #1
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004a40:	bf00      	nop
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	58025408 	.word	0x58025408
 8004a50:	5802541c 	.word	0x5802541c
 8004a54:	58025430 	.word	0x58025430
 8004a58:	58025444 	.word	0x58025444
 8004a5c:	58025458 	.word	0x58025458
 8004a60:	5802546c 	.word	0x5802546c
 8004a64:	58025480 	.word	0x58025480
 8004a68:	58025494 	.word	0x58025494
 8004a6c:	1600963f 	.word	0x1600963f
 8004a70:	58025940 	.word	0x58025940
 8004a74:	1000823f 	.word	0x1000823f
 8004a78:	40020940 	.word	0x40020940

08004a7c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b098      	sub	sp, #96	@ 0x60
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004a84:	4a84      	ldr	r2, [pc, #528]	@ (8004c98 <HAL_FDCAN_Init+0x21c>)
 8004a86:	f107 030c 	add.w	r3, r7, #12
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	224c      	movs	r2, #76	@ 0x4c
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f004 ff24 	bl	80098dc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e1c6      	b.n	8004e2c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8004c9c <HAL_FDCAN_Init+0x220>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d106      	bne.n	8004ab6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d106      	bne.n	8004ad0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fb feb0 	bl	8000830 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0210 	bic.w	r2, r2, #16
 8004ade:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ae0:	f7fc fc34 	bl	800134c <HAL_GetTick>
 8004ae4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ae6:	e014      	b.n	8004b12 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ae8:	f7fc fc30 	bl	800134c <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	2b0a      	cmp	r3, #10
 8004af4:	d90d      	bls.n	8004b12 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004afc:	f043 0201 	orr.w	r2, r3, #1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2203      	movs	r2, #3
 8004b0a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e18c      	b.n	8004e2c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d0e3      	beq.n	8004ae8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699a      	ldr	r2, [r3, #24]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b30:	f7fc fc0c 	bl	800134c <HAL_GetTick>
 8004b34:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b36:	e014      	b.n	8004b62 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b38:	f7fc fc08 	bl	800134c <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	2b0a      	cmp	r3, #10
 8004b44:	d90d      	bls.n	8004b62 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b4c:	f043 0201 	orr.w	r2, r3, #1
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2203      	movs	r2, #3
 8004b5a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e164      	b.n	8004e2c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0e3      	beq.n	8004b38 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699a      	ldr	r2, [r3, #24]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0202 	orr.w	r2, r2, #2
 8004b7e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	7c1b      	ldrb	r3, [r3, #16]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d108      	bne.n	8004b9a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699a      	ldr	r2, [r3, #24]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b96:	619a      	str	r2, [r3, #24]
 8004b98:	e007      	b.n	8004baa <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	699a      	ldr	r2, [r3, #24]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ba8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	7c5b      	ldrb	r3, [r3, #17]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d108      	bne.n	8004bc4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	699a      	ldr	r2, [r3, #24]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bc0:	619a      	str	r2, [r3, #24]
 8004bc2:	e007      	b.n	8004bd4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bd2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	7c9b      	ldrb	r3, [r3, #18]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d108      	bne.n	8004bee <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699a      	ldr	r2, [r3, #24]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004bea:	619a      	str	r2, [r3, #24]
 8004bec:	e007      	b.n	8004bfe <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699a      	ldr	r2, [r3, #24]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bfc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699a      	ldr	r2, [r3, #24]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004c22:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 0210 	bic.w	r2, r2, #16
 8004c32:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d108      	bne.n	8004c4e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0204 	orr.w	r2, r2, #4
 8004c4a:	619a      	str	r2, [r3, #24]
 8004c4c:	e030      	b.n	8004cb0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d02c      	beq.n	8004cb0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d020      	beq.n	8004ca0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699a      	ldr	r2, [r3, #24]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c6c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691a      	ldr	r2, [r3, #16]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f042 0210 	orr.w	r2, r2, #16
 8004c7c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	2b03      	cmp	r3, #3
 8004c84:	d114      	bne.n	8004cb0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699a      	ldr	r2, [r3, #24]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0220 	orr.w	r2, r2, #32
 8004c94:	619a      	str	r2, [r3, #24]
 8004c96:	e00b      	b.n	8004cb0 <HAL_FDCAN_Init+0x234>
 8004c98:	0800a1a0 	.word	0x0800a1a0
 8004c9c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0220 	orr.w	r2, r2, #32
 8004cae:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cc0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004cc8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004cd8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cda:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ce4:	d115      	bne.n	8004d12 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cea:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cf4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004cfe:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	3b01      	subs	r3, #1
 8004d08:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d0e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d10:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d38:	4413      	add	r3, r2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d011      	beq.n	8004d62 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004d46:	f023 0107 	bic.w	r1, r3, #7
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	3360      	adds	r3, #96	@ 0x60
 8004d52:	443b      	add	r3, r7
 8004d54:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d011      	beq.n	8004d8e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d72:	f023 0107 	bic.w	r1, r3, #7
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	3360      	adds	r3, #96	@ 0x60
 8004d7e:	443b      	add	r3, r7
 8004d80:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d012      	beq.n	8004dbc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d9e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	3360      	adds	r3, #96	@ 0x60
 8004daa:	443b      	add	r3, r7
 8004dac:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004db0:	011a      	lsls	r2, r3, #4
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d012      	beq.n	8004dea <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dcc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	3360      	adds	r3, #96	@ 0x60
 8004dd8:	443b      	add	r3, r7
 8004dda:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004dde:	021a      	lsls	r2, r3, #8
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a11      	ldr	r2, [pc, #68]	@ (8004e34 <HAL_FDCAN_Init+0x3b8>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d107      	bne.n	8004e04 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f022 0203 	bic.w	r2, r2, #3
 8004e02:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 fdeb 	bl	80059f8 <FDCAN_CalcultateRamBlockAddresses>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004e28:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3760      	adds	r7, #96	@ 0x60
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	4000a000 	.word	0x4000a000

08004e38 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e48:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e4a:	7bfb      	ldrb	r3, [r7, #15]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d002      	beq.n	8004e56 <HAL_FDCAN_ConfigFilter+0x1e>
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d157      	bne.n	8004f06 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d12b      	bne.n	8004eb6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	2b07      	cmp	r3, #7
 8004e64:	d10d      	bne.n	8004e82 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e72:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e78:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004e7a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	e00e      	b.n	8004ea0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e8e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004e96:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	601a      	str	r2, [r3, #0]
 8004eb4:	e025      	b.n	8004f02 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	075a      	lsls	r2, r3, #29
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	2b07      	cmp	r3, #7
 8004eca:	d103      	bne.n	8004ed4 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	e006      	b.n	8004ee2 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	079a      	lsls	r2, r3, #30
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	4413      	add	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	e008      	b.n	8004f18 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f0c:	f043 0202 	orr.w	r2, r3, #2
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
  }
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d111      	bne.n	8004f5c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699a      	ldr	r2, [r3, #24]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 0201 	bic.w	r2, r2, #1
 8004f4e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e008      	b.n	8004f6e <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f62:	f043 0204 	orr.w	r2, r3, #4
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
  }
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b086      	sub	sp, #24
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d141      	bne.n	8005016 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f9a:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d109      	bne.n	8004fb6 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fa8:	f043 0220 	orr.w	r2, r3, #32
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e038      	b.n	8005028 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004fbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d009      	beq.n	8004fda <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e026      	b.n	8005028 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004fe2:	0c1b      	lsrs	r3, r3, #16
 8004fe4:	f003 031f 	and.w	r3, r3, #31
 8004fe8:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	68b9      	ldr	r1, [r7, #8]
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 fe87 	bl	8005d04 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8005002:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005006:	2201      	movs	r2, #1
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	409a      	lsls	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8005012:	2300      	movs	r3, #0
 8005014:	e008      	b.n	8005028 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800501c:	f043 0208 	orr.w	r2, r3, #8
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
  }
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005030:	b480      	push	{r7}
 8005032:	b08b      	sub	sp, #44	@ 0x2c
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800503e:	2300      	movs	r3, #0
 8005040:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005048:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800504a:	7efb      	ldrb	r3, [r7, #27]
 800504c:	2b02      	cmp	r3, #2
 800504e:	f040 8149 	bne.w	80052e4 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b40      	cmp	r3, #64	@ 0x40
 8005056:	d14c      	bne.n	80050f2 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005060:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d109      	bne.n	800507c <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800506e:	f043 0220 	orr.w	r2, r3, #32
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e13c      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005088:	2b00      	cmp	r3, #0
 800508a:	d109      	bne.n	80050a0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005092:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e12a      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050b0:	d10a      	bne.n	80050c8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050c2:	d101      	bne.n	80050c8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80050c4:	2301      	movs	r3, #1
 80050c6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050d0:	0a1b      	lsrs	r3, r3, #8
 80050d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	4413      	add	r3, r2
 80050da:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e4:	69f9      	ldr	r1, [r7, #28]
 80050e6:	fb01 f303 	mul.w	r3, r1, r3
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f0:	e068      	b.n	80051c4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b41      	cmp	r3, #65	@ 0x41
 80050f6:	d14c      	bne.n	8005192 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005100:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d109      	bne.n	800511c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510e:	f043 0220 	orr.w	r2, r3, #32
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e0ec      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005124:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005128:	2b00      	cmp	r3, #0
 800512a:	d109      	bne.n	8005140 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005132:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e0da      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005148:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800514c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005150:	d10a      	bne.n	8005168 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800515a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800515e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005162:	d101      	bne.n	8005168 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005164:	2301      	movs	r3, #1
 8005166:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005170:	0a1b      	lsrs	r3, r3, #8
 8005172:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005176:	69fa      	ldr	r2, [r7, #28]
 8005178:	4413      	add	r3, r2
 800517a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005184:	69f9      	ldr	r1, [r7, #28]
 8005186:	fb01 f303 	mul.w	r3, r1, r3
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4413      	add	r3, r2
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005190:	e018      	b.n	80051c4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	429a      	cmp	r2, r3
 800519a:	d309      	bcc.n	80051b0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051a2:	f043 0220 	orr.w	r2, r3, #32
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e0a2      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	fb01 f303 	mul.w	r3, r1, r3
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d107      	bne.n	80051e8 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80051d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	0c9b      	lsrs	r3, r3, #18
 80051de:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	e005      	b.n	80051f4 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80051e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80051f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800520c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520e:	3304      	adds	r3, #4
 8005210:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	b29a      	uxth	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800521c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	0c1b      	lsrs	r3, r3, #16
 8005222:	f003 020f 	and.w	r2, r3, #15
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	0e1b      	lsrs	r3, r3, #24
 8005248:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	0fda      	lsrs	r2, r3, #31
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525c:	3304      	adds	r3, #4
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005264:	2300      	movs	r3, #0
 8005266:	623b      	str	r3, [r7, #32]
 8005268:	e00a      	b.n	8005280 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	441a      	add	r2, r3
 8005270:	6839      	ldr	r1, [r7, #0]
 8005272:	6a3b      	ldr	r3, [r7, #32]
 8005274:	440b      	add	r3, r1
 8005276:	7812      	ldrb	r2, [r2, #0]
 8005278:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	3301      	adds	r3, #1
 800527e:	623b      	str	r3, [r7, #32]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	4a1f      	ldr	r2, [pc, #124]	@ (8005304 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8005286:	5cd3      	ldrb	r3, [r2, r3]
 8005288:	461a      	mov	r2, r3
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	4293      	cmp	r3, r2
 800528e:	d3ec      	bcc.n	800526a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b40      	cmp	r3, #64	@ 0x40
 8005294:	d105      	bne.n	80052a2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69fa      	ldr	r2, [r7, #28]
 800529c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80052a0:	e01e      	b.n	80052e0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b41      	cmp	r3, #65	@ 0x41
 80052a6:	d105      	bne.n	80052b4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	69fa      	ldr	r2, [r7, #28]
 80052ae:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80052b2:	e015      	b.n	80052e0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b1f      	cmp	r3, #31
 80052b8:	d808      	bhi.n	80052cc <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2101      	movs	r1, #1
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	fa01 f202 	lsl.w	r2, r1, r2
 80052c6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80052ca:	e009      	b.n	80052e0 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	f003 021f 	and.w	r2, r3, #31
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2101      	movs	r1, #1
 80052d8:	fa01 f202 	lsl.w	r2, r1, r2
 80052dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80052e0:	2300      	movs	r3, #0
 80052e2:	e008      	b.n	80052f6 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052ea:	f043 0208 	orr.w	r2, r3, #8
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	372c      	adds	r7, #44	@ 0x2c
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	0800a204 	.word	0x0800a204

08005308 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005308:	b480      	push	{r7}
 800530a:	b087      	sub	sp, #28
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800531a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800531c:	7dfb      	ldrb	r3, [r7, #23]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d002      	beq.n	8005328 <HAL_FDCAN_ActivateNotification+0x20>
 8005322:	7dfb      	ldrb	r3, [r7, #23]
 8005324:	2b02      	cmp	r3, #2
 8005326:	d155      	bne.n	80053d4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	4013      	ands	r3, r2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d108      	bne.n	8005348 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f042 0201 	orr.w	r2, r2, #1
 8005344:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005346:	e014      	b.n	8005372 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4013      	ands	r3, r2
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	429a      	cmp	r2, r3
 8005356:	d108      	bne.n	800536a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f042 0202 	orr.w	r2, r2, #2
 8005366:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005368:	e003      	b.n	8005372 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2203      	movs	r2, #3
 8005370:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005378:	2b00      	cmp	r3, #0
 800537a:	d009      	beq.n	8005390 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	430a      	orrs	r2, r1
 800538c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005396:	2b00      	cmp	r3, #0
 8005398:	d009      	beq.n	80053ae <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	4b0f      	ldr	r3, [pc, #60]	@ (80053f4 <HAL_FDCAN_ActivateNotification+0xec>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	6812      	ldr	r2, [r2, #0]
 80053be:	430b      	orrs	r3, r1
 80053c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80053c2:	4b0d      	ldr	r3, [pc, #52]	@ (80053f8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80053c4:	695a      	ldr	r2, [r3, #20]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	0f9b      	lsrs	r3, r3, #30
 80053ca:	490b      	ldr	r1, [pc, #44]	@ (80053f8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	e008      	b.n	80053e6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053da:	f043 0202 	orr.w	r2, r3, #2
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
  }
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	371c      	adds	r7, #28
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	3fcfffff 	.word	0x3fcfffff
 80053f8:	4000a800 	.word	0x4000a800

080053fc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b096      	sub	sp, #88	@ 0x58
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005404:	4b9a      	ldr	r3, [pc, #616]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	079b      	lsls	r3, r3, #30
 800540a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800540c:	4b98      	ldr	r3, [pc, #608]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	079b      	lsls	r3, r3, #30
 8005412:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005414:	4013      	ands	r3, r2
 8005416:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800541e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005422:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800542c:	4013      	ands	r3, r2
 800542e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005436:	f003 030f 	and.w	r3, r3, #15
 800543a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005444:	4013      	ands	r3, r2
 8005446:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800544e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800545c:	4013      	ands	r3, r2
 800545e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005466:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800546a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005472:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005474:	4013      	ands	r3, r2
 8005476:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800547e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8005482:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800548c:	4013      	ands	r3, r2
 800548e:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80054a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a2:	0a1b      	lsrs	r3, r3, #8
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d010      	beq.n	80054ce <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80054ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ae:	0a1b      	lsrs	r3, r3, #8
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80054c2:	4b6b      	ldr	r3, [pc, #428]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 80054c4:	2200      	movs	r2, #0
 80054c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fa49 	bl	8005960 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80054ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054d0:	0a9b      	lsrs	r3, r3, #10
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d01d      	beq.n	8005516 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80054da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054dc:	0a9b      	lsrs	r3, r3, #10
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d017      	beq.n	8005516 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80054ee:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054fa:	4013      	ands	r3, r2
 80054fc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005506:	651a      	str	r2, [r3, #80]	@ 0x50
 8005508:	4b59      	ldr	r3, [pc, #356]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 800550a:	2200      	movs	r2, #0
 800550c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800550e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f9fc 	bl	800590e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8005516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00d      	beq.n	8005538 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005522:	4b54      	ldr	r3, [pc, #336]	@ (8005674 <HAL_FDCAN_IRQHandler+0x278>)
 8005524:	400b      	ands	r3, r1
 8005526:	6513      	str	r3, [r2, #80]	@ 0x50
 8005528:	4a51      	ldr	r2, [pc, #324]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 800552a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800552c:	0f9b      	lsrs	r3, r3, #30
 800552e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005530:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f9c0 	bl	80058b8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00d      	beq.n	800555a <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005544:	4b4b      	ldr	r3, [pc, #300]	@ (8005674 <HAL_FDCAN_IRQHandler+0x278>)
 8005546:	400b      	ands	r3, r1
 8005548:	6513      	str	r3, [r2, #80]	@ 0x50
 800554a:	4a49      	ldr	r2, [pc, #292]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 800554c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800554e:	0f9b      	lsrs	r3, r3, #30
 8005550:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005552:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f9ba 	bl	80058ce <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800555a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00d      	beq.n	800557c <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005566:	4b43      	ldr	r3, [pc, #268]	@ (8005674 <HAL_FDCAN_IRQHandler+0x278>)
 8005568:	400b      	ands	r3, r1
 800556a:	6513      	str	r3, [r2, #80]	@ 0x50
 800556c:	4a40      	ldr	r2, [pc, #256]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 800556e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005570:	0f9b      	lsrs	r3, r3, #30
 8005572:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005574:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fb fb0a 	bl	8000b90 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800557c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00d      	beq.n	800559e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005588:	4b3a      	ldr	r3, [pc, #232]	@ (8005674 <HAL_FDCAN_IRQHandler+0x278>)
 800558a:	400b      	ands	r3, r1
 800558c:	6513      	str	r3, [r2, #80]	@ 0x50
 800558e:	4a38      	ldr	r2, [pc, #224]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 8005590:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005592:	0f9b      	lsrs	r3, r3, #30
 8005594:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005596:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7fb fb1d 	bl	8000bd8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800559e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a0:	0adb      	lsrs	r3, r3, #11
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d010      	beq.n	80055cc <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ac:	0adb      	lsrs	r3, r3, #11
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055be:	651a      	str	r2, [r3, #80]	@ 0x50
 80055c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f98c 	bl	80058e4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80055cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ce:	0a5b      	lsrs	r3, r3, #9
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d01d      	beq.n	8005614 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80055d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055da:	0a5b      	lsrs	r3, r3, #9
 80055dc:	f003 0301 	and.w	r3, r3, #1
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d017      	beq.n	8005614 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80055ec:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f8:	4013      	ands	r3, r2
 80055fa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005604:	651a      	str	r2, [r3, #80]	@ 0x50
 8005606:	4b1a      	ldr	r3, [pc, #104]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 8005608:	2200      	movs	r2, #0
 800560a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800560c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 f972 	bl	80058f8 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005616:	0cdb      	lsrs	r3, r3, #19
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b00      	cmp	r3, #0
 800561e:	d010      	beq.n	8005642 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005622:	0cdb      	lsrs	r3, r3, #19
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00a      	beq.n	8005642 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005634:	651a      	str	r2, [r3, #80]	@ 0x50
 8005636:	4b0e      	ldr	r3, [pc, #56]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 8005638:	2200      	movs	r2, #0
 800563a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f971 	bl	8005924 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005644:	0c1b      	lsrs	r3, r3, #16
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d016      	beq.n	800567c <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	0c1b      	lsrs	r3, r3, #16
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d010      	beq.n	800567c <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005662:	651a      	str	r2, [r3, #80]	@ 0x50
 8005664:	4b02      	ldr	r3, [pc, #8]	@ (8005670 <HAL_FDCAN_IRQHandler+0x274>)
 8005666:	2200      	movs	r2, #0
 8005668:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	e004      	b.n	8005678 <HAL_FDCAN_IRQHandler+0x27c>
 800566e:	bf00      	nop
 8005670:	4000a800 	.word	0x4000a800
 8005674:	3fcfffff 	.word	0x3fcfffff
 8005678:	f000 f95e 	bl	8005938 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800567c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800567e:	0c9b      	lsrs	r3, r3, #18
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	d010      	beq.n	80056aa <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568a:	0c9b      	lsrs	r3, r3, #18
 800568c:	f003 0301 	and.w	r3, r3, #1
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800569c:	651a      	str	r2, [r3, #80]	@ 0x50
 800569e:	4b83      	ldr	r3, [pc, #524]	@ (80058ac <HAL_FDCAN_IRQHandler+0x4b0>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f951 	bl	800594c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80056aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ac:	0c5b      	lsrs	r3, r3, #17
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d015      	beq.n	80056e2 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	0c5b      	lsrs	r3, r3, #17
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00f      	beq.n	80056e2 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80056ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80056cc:	4b77      	ldr	r3, [pc, #476]	@ (80058ac <HAL_FDCAN_IRQHandler+0x4b0>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80056e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00d      	beq.n	8005704 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056ee:	4b70      	ldr	r3, [pc, #448]	@ (80058b0 <HAL_FDCAN_IRQHandler+0x4b4>)
 80056f0:	400b      	ands	r3, r1
 80056f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80056f4:	4a6d      	ldr	r2, [pc, #436]	@ (80058ac <HAL_FDCAN_IRQHandler+0x4b0>)
 80056f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056f8:	0f9b      	lsrs	r3, r3, #30
 80056fa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80056fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f942 	bl	8005988 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005706:	2b00      	cmp	r3, #0
 8005708:	d011      	beq.n	800572e <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005710:	4b67      	ldr	r3, [pc, #412]	@ (80058b0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005712:	400b      	ands	r3, r1
 8005714:	6513      	str	r3, [r2, #80]	@ 0x50
 8005716:	4a65      	ldr	r2, [pc, #404]	@ (80058ac <HAL_FDCAN_IRQHandler+0x4b0>)
 8005718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800571a:	0f9b      	lsrs	r3, r3, #30
 800571c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a60      	ldr	r2, [pc, #384]	@ (80058b4 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005734:	4293      	cmp	r3, r2
 8005736:	f040 80ac 	bne.w	8005892 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f003 0303 	and.w	r3, r3, #3
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80a4 	beq.w	8005892 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	f003 030f 	and.w	r3, r3, #15
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800575e:	4013      	ands	r3, r2
 8005760:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800576c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005776:	4013      	ands	r3, r2
 8005778:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800578e:	4013      	ands	r3, r2
 8005790:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800579c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	6a3a      	ldr	r2, [r7, #32]
 80057a6:	4013      	ands	r3, r2
 80057a8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80057b4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057bc:	69fa      	ldr	r2, [r7, #28]
 80057be:	4013      	ands	r3, r2
 80057c0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	6a1b      	ldr	r3, [r3, #32]
 80057d0:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80057d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d007      	beq.n	80057e8 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057de:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80057e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f8db 	bl	800599e <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80057e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d007      	beq.n	80057fe <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057f4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80057f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f8db 	bl	80059b4 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d01a      	beq.n	8005840 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	099b      	lsrs	r3, r3, #6
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d014      	beq.n	8005840 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800581c:	0c1b      	lsrs	r3, r3, #16
 800581e:	b29b      	uxth	r3, r3
 8005820:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800582c:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2240      	movs	r2, #64	@ 0x40
 8005834:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	6939      	ldr	r1, [r7, #16]
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f8c5 	bl	80059ca <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005842:	2b00      	cmp	r3, #0
 8005844:	d007      	beq.n	8005856 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800584e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f8c6 	bl	80059e2 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00b      	beq.n	8005874 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	6a3a      	ldr	r2, [r7, #32]
 8005862:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00b      	beq.n	8005892 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f869 	bl	8005974 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80058a2:	bf00      	nop
 80058a4:	3758      	adds	r7, #88	@ 0x58
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	4000a800 	.word	0x4000a800
 80058b0:	3fcfffff 	.word	0x3fcfffff
 80058b4:	4000a000 	.word	0x4000a000

080058b8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
 8005916:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80059be:	bf00      	nop
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b085      	sub	sp, #20
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80059d6:	bf00      	nop
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a04:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005a0e:	4ba7      	ldr	r3, [pc, #668]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a10:	4013      	ands	r3, r2
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	0091      	lsls	r1, r2, #2
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	430b      	orrs	r3, r1
 8005a1c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a28:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a30:	041a      	lsls	r2, r3, #16
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	4413      	add	r3, r2
 8005a44:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005a4e:	4b97      	ldr	r3, [pc, #604]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	0091      	lsls	r1, r2, #2
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	6812      	ldr	r2, [r2, #0]
 8005a5a:	430b      	orrs	r3, r1
 8005a5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a68:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a70:	041a      	lsls	r2, r3, #16
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	4413      	add	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005a90:	4b86      	ldr	r3, [pc, #536]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	0091      	lsls	r1, r2, #2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005aaa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	041a      	lsls	r2, r3, #16
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005ac6:	fb02 f303 	mul.w	r3, r2, r3
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	4413      	add	r3, r2
 8005ace:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005ad8:	4b74      	ldr	r3, [pc, #464]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	0091      	lsls	r1, r2, #2
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	430b      	orrs	r3, r1
 8005ae6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005af2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005afa:	041a      	lsls	r2, r3, #16
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b0e:	fb02 f303 	mul.w	r3, r2, r3
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	4413      	add	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005b20:	4b62      	ldr	r3, [pc, #392]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b22:	4013      	ands	r3, r2
 8005b24:	68ba      	ldr	r2, [r7, #8]
 8005b26:	0091      	lsls	r1, r2, #2
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	6812      	ldr	r2, [r2, #0]
 8005b2c:	430b      	orrs	r3, r1
 8005b2e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005b3a:	fb02 f303 	mul.w	r3, r2, r3
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	4413      	add	r3, r2
 8005b42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005b4c:	4b57      	ldr	r3, [pc, #348]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	0091      	lsls	r1, r2, #2
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	430b      	orrs	r3, r1
 8005b5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b66:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6e:	041a      	lsls	r2, r3, #16
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	4413      	add	r3, r2
 8005b84:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005b8e:	4b47      	ldr	r3, [pc, #284]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b90:	4013      	ands	r3, r2
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	0091      	lsls	r1, r2, #2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6812      	ldr	r2, [r2, #0]
 8005b9a:	430b      	orrs	r3, r1
 8005b9c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005ba8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb0:	041a      	lsls	r2, r3, #16
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005bc4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bcc:	061a      	lsls	r2, r3, #24
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bdc:	4b34      	ldr	r3, [pc, #208]	@ (8005cb0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005bde:	4413      	add	r3, r2
 8005be0:	009a      	lsls	r2, r3, #2
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	441a      	add	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfe:	00db      	lsls	r3, r3, #3
 8005c00:	441a      	add	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005c12:	fb01 f303 	mul.w	r3, r1, r3
 8005c16:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c18:	441a      	add	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005c2a:	fb01 f303 	mul.w	r3, r1, r3
 8005c2e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005c30:	441a      	add	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005c42:	fb01 f303 	mul.w	r3, r1, r3
 8005c46:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005c48:	441a      	add	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5a:	00db      	lsls	r3, r3, #3
 8005c5c:	441a      	add	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005c72:	fb01 f303 	mul.w	r3, r1, r3
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	441a      	add	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005c8e:	fb01 f303 	mul.w	r3, r1, r3
 8005c92:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005c94:	441a      	add	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca2:	4a04      	ldr	r2, [pc, #16]	@ (8005cb4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d915      	bls.n	8005cd4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005ca8:	e006      	b.n	8005cb8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005caa:	bf00      	nop
 8005cac:	ffff0003 	.word	0xffff0003
 8005cb0:	10002b00 	.word	0x10002b00
 8005cb4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cbe:	f043 0220 	orr.w	r2, r3, #32
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2203      	movs	r2, #3
 8005ccc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e010      	b.n	8005cf6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	e005      	b.n	8005ce8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	60fb      	str	r3, [r7, #12]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d3f3      	bcc.n	8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop

08005d04 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b089      	sub	sp, #36	@ 0x24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
 8005d10:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005d22:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	61fb      	str	r3, [r7, #28]
 8005d2e:	e00a      	b.n	8005d46 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005d38:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005d3e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d44:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d50:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005d56:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005d5c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d64:	4313      	orrs	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d72:	6839      	ldr	r1, [r7, #0]
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	69fa      	ldr	r2, [r7, #28]
 8005d82:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	3304      	adds	r3, #4
 8005d88:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	3304      	adds	r3, #4
 8005d94:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005d96:	2300      	movs	r3, #0
 8005d98:	617b      	str	r3, [r7, #20]
 8005d9a:	e020      	b.n	8005dde <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	3303      	adds	r3, #3
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	4413      	add	r3, r2
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	3302      	adds	r3, #2
 8005dac:	6879      	ldr	r1, [r7, #4]
 8005dae:	440b      	add	r3, r1
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005db4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	3301      	adds	r3, #1
 8005dba:	6879      	ldr	r1, [r7, #4]
 8005dbc:	440b      	add	r3, r1
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005dc2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	440a      	add	r2, r1
 8005dca:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005dcc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	3304      	adds	r3, #4
 8005ddc:	617b      	str	r3, [r7, #20]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	4a06      	ldr	r2, [pc, #24]	@ (8005dfc <FDCAN_CopyMessageToRAM+0xf8>)
 8005de4:	5cd3      	ldrb	r3, [r2, r3]
 8005de6:	461a      	mov	r2, r3
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d3d6      	bcc.n	8005d9c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005dee:	bf00      	nop
 8005df0:	bf00      	nop
 8005df2:	3724      	adds	r7, #36	@ 0x24
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	0800a204 	.word	0x0800a204

08005e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b089      	sub	sp, #36	@ 0x24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005e0e:	4b86      	ldr	r3, [pc, #536]	@ (8006028 <HAL_GPIO_Init+0x228>)
 8005e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e12:	e18c      	b.n	800612e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	2101      	movs	r1, #1
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e20:	4013      	ands	r3, r2
 8005e22:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f000 817e 	beq.w	8006128 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f003 0303 	and.w	r3, r3, #3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d005      	beq.n	8005e44 <HAL_GPIO_Init+0x44>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f003 0303 	and.w	r3, r3, #3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d130      	bne.n	8005ea6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	2203      	movs	r2, #3
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	43db      	mvns	r3, r3
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	69ba      	ldr	r2, [r7, #24]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69ba      	ldr	r2, [r7, #24]
 8005e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43db      	mvns	r3, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4013      	ands	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	091b      	lsrs	r3, r3, #4
 8005e90:	f003 0201 	and.w	r2, r3, #1
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d017      	beq.n	8005ee2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	2203      	movs	r2, #3
 8005ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec2:	43db      	mvns	r3, r3
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed6:	69ba      	ldr	r2, [r7, #24]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d123      	bne.n	8005f36 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	08da      	lsrs	r2, r3, #3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	3208      	adds	r2, #8
 8005ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	220f      	movs	r2, #15
 8005f06:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0a:	43db      	mvns	r3, r3
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	4013      	ands	r3, r2
 8005f10:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	691a      	ldr	r2, [r3, #16]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	08da      	lsrs	r2, r3, #3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3208      	adds	r2, #8
 8005f30:	69b9      	ldr	r1, [r7, #24]
 8005f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	2203      	movs	r2, #3
 8005f42:	fa02 f303 	lsl.w	r3, r2, r3
 8005f46:	43db      	mvns	r3, r3
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0203 	and.w	r2, r3, #3
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	005b      	lsls	r3, r3, #1
 8005f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5e:	69ba      	ldr	r2, [r7, #24]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	69ba      	ldr	r2, [r7, #24]
 8005f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 80d8 	beq.w	8006128 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f78:	4b2c      	ldr	r3, [pc, #176]	@ (800602c <HAL_GPIO_Init+0x22c>)
 8005f7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f7e:	4a2b      	ldr	r2, [pc, #172]	@ (800602c <HAL_GPIO_Init+0x22c>)
 8005f80:	f043 0302 	orr.w	r3, r3, #2
 8005f84:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005f88:	4b28      	ldr	r3, [pc, #160]	@ (800602c <HAL_GPIO_Init+0x22c>)
 8005f8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f96:	4a26      	ldr	r2, [pc, #152]	@ (8006030 <HAL_GPIO_Init+0x230>)
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	089b      	lsrs	r3, r3, #2
 8005f9c:	3302      	adds	r3, #2
 8005f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	f003 0303 	and.w	r3, r3, #3
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	220f      	movs	r2, #15
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a1d      	ldr	r2, [pc, #116]	@ (8006034 <HAL_GPIO_Init+0x234>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d04a      	beq.n	8006058 <HAL_GPIO_Init+0x258>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8006038 <HAL_GPIO_Init+0x238>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d02b      	beq.n	8006022 <HAL_GPIO_Init+0x222>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800603c <HAL_GPIO_Init+0x23c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d025      	beq.n	800601e <HAL_GPIO_Init+0x21e>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a1a      	ldr	r2, [pc, #104]	@ (8006040 <HAL_GPIO_Init+0x240>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d01f      	beq.n	800601a <HAL_GPIO_Init+0x21a>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a19      	ldr	r2, [pc, #100]	@ (8006044 <HAL_GPIO_Init+0x244>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d019      	beq.n	8006016 <HAL_GPIO_Init+0x216>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a18      	ldr	r2, [pc, #96]	@ (8006048 <HAL_GPIO_Init+0x248>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d013      	beq.n	8006012 <HAL_GPIO_Init+0x212>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a17      	ldr	r2, [pc, #92]	@ (800604c <HAL_GPIO_Init+0x24c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d00d      	beq.n	800600e <HAL_GPIO_Init+0x20e>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a16      	ldr	r2, [pc, #88]	@ (8006050 <HAL_GPIO_Init+0x250>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d007      	beq.n	800600a <HAL_GPIO_Init+0x20a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a15      	ldr	r2, [pc, #84]	@ (8006054 <HAL_GPIO_Init+0x254>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d101      	bne.n	8006006 <HAL_GPIO_Init+0x206>
 8006002:	2309      	movs	r3, #9
 8006004:	e029      	b.n	800605a <HAL_GPIO_Init+0x25a>
 8006006:	230a      	movs	r3, #10
 8006008:	e027      	b.n	800605a <HAL_GPIO_Init+0x25a>
 800600a:	2307      	movs	r3, #7
 800600c:	e025      	b.n	800605a <HAL_GPIO_Init+0x25a>
 800600e:	2306      	movs	r3, #6
 8006010:	e023      	b.n	800605a <HAL_GPIO_Init+0x25a>
 8006012:	2305      	movs	r3, #5
 8006014:	e021      	b.n	800605a <HAL_GPIO_Init+0x25a>
 8006016:	2304      	movs	r3, #4
 8006018:	e01f      	b.n	800605a <HAL_GPIO_Init+0x25a>
 800601a:	2303      	movs	r3, #3
 800601c:	e01d      	b.n	800605a <HAL_GPIO_Init+0x25a>
 800601e:	2302      	movs	r3, #2
 8006020:	e01b      	b.n	800605a <HAL_GPIO_Init+0x25a>
 8006022:	2301      	movs	r3, #1
 8006024:	e019      	b.n	800605a <HAL_GPIO_Init+0x25a>
 8006026:	bf00      	nop
 8006028:	58000080 	.word	0x58000080
 800602c:	58024400 	.word	0x58024400
 8006030:	58000400 	.word	0x58000400
 8006034:	58020000 	.word	0x58020000
 8006038:	58020400 	.word	0x58020400
 800603c:	58020800 	.word	0x58020800
 8006040:	58020c00 	.word	0x58020c00
 8006044:	58021000 	.word	0x58021000
 8006048:	58021400 	.word	0x58021400
 800604c:	58021800 	.word	0x58021800
 8006050:	58021c00 	.word	0x58021c00
 8006054:	58022400 	.word	0x58022400
 8006058:	2300      	movs	r3, #0
 800605a:	69fa      	ldr	r2, [r7, #28]
 800605c:	f002 0203 	and.w	r2, r2, #3
 8006060:	0092      	lsls	r2, r2, #2
 8006062:	4093      	lsls	r3, r2
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	4313      	orrs	r3, r2
 8006068:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800606a:	4938      	ldr	r1, [pc, #224]	@ (800614c <HAL_GPIO_Init+0x34c>)
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	089b      	lsrs	r3, r3, #2
 8006070:	3302      	adds	r3, #2
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	43db      	mvns	r3, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4013      	ands	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	4313      	orrs	r3, r2
 800609c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800609e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80060a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	43db      	mvns	r3, r3
 80060b2:	69ba      	ldr	r2, [r7, #24]
 80060b4:	4013      	ands	r3, r2
 80060b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d003      	beq.n	80060cc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80060cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	43db      	mvns	r3, r3
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	4013      	ands	r3, r2
 80060e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d003      	beq.n	80060f8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80060f0:	69ba      	ldr	r2, [r7, #24]
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	43db      	mvns	r3, r3
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4013      	ands	r3, r2
 800610c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	3301      	adds	r3, #1
 800612c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	fa22 f303 	lsr.w	r3, r2, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	f47f ae6b 	bne.w	8005e14 <HAL_GPIO_Init+0x14>
  }
}
 800613e:	bf00      	nop
 8006140:	bf00      	nop
 8006142:	3724      	adds	r7, #36	@ 0x24
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	58000400 	.word	0x58000400

08006150 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006158:	4b19      	ldr	r3, [pc, #100]	@ (80061c0 <HAL_PWREx_ConfigSupply+0x70>)
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	f003 0304 	and.w	r3, r3, #4
 8006160:	2b04      	cmp	r3, #4
 8006162:	d00a      	beq.n	800617a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006164:	4b16      	ldr	r3, [pc, #88]	@ (80061c0 <HAL_PWREx_ConfigSupply+0x70>)
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0307 	and.w	r3, r3, #7
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	429a      	cmp	r2, r3
 8006170:	d001      	beq.n	8006176 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e01f      	b.n	80061b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006176:	2300      	movs	r3, #0
 8006178:	e01d      	b.n	80061b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800617a:	4b11      	ldr	r3, [pc, #68]	@ (80061c0 <HAL_PWREx_ConfigSupply+0x70>)
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	f023 0207 	bic.w	r2, r3, #7
 8006182:	490f      	ldr	r1, [pc, #60]	@ (80061c0 <HAL_PWREx_ConfigSupply+0x70>)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4313      	orrs	r3, r2
 8006188:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800618a:	f7fb f8df 	bl	800134c <HAL_GetTick>
 800618e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006190:	e009      	b.n	80061a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006192:	f7fb f8db 	bl	800134c <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80061a0:	d901      	bls.n	80061a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e007      	b.n	80061b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80061a6:	4b06      	ldr	r3, [pc, #24]	@ (80061c0 <HAL_PWREx_ConfigSupply+0x70>)
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061b2:	d1ee      	bne.n	8006192 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	58024800 	.word	0x58024800

080061c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b08c      	sub	sp, #48	@ 0x30
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e3c8      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f000 8087 	beq.w	80062f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061e4:	4b88      	ldr	r3, [pc, #544]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80061ee:	4b86      	ldr	r3, [pc, #536]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80061f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80061f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f6:	2b10      	cmp	r3, #16
 80061f8:	d007      	beq.n	800620a <HAL_RCC_OscConfig+0x46>
 80061fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061fc:	2b18      	cmp	r3, #24
 80061fe:	d110      	bne.n	8006222 <HAL_RCC_OscConfig+0x5e>
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	f003 0303 	and.w	r3, r3, #3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d10b      	bne.n	8006222 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800620a:	4b7f      	ldr	r3, [pc, #508]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d06c      	beq.n	80062f0 <HAL_RCC_OscConfig+0x12c>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d168      	bne.n	80062f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e3a2      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800622a:	d106      	bne.n	800623a <HAL_RCC_OscConfig+0x76>
 800622c:	4b76      	ldr	r3, [pc, #472]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a75      	ldr	r2, [pc, #468]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	e02e      	b.n	8006298 <HAL_RCC_OscConfig+0xd4>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10c      	bne.n	800625c <HAL_RCC_OscConfig+0x98>
 8006242:	4b71      	ldr	r3, [pc, #452]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a70      	ldr	r2, [pc, #448]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800624c:	6013      	str	r3, [r2, #0]
 800624e:	4b6e      	ldr	r3, [pc, #440]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a6d      	ldr	r2, [pc, #436]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006254:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006258:	6013      	str	r3, [r2, #0]
 800625a:	e01d      	b.n	8006298 <HAL_RCC_OscConfig+0xd4>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006264:	d10c      	bne.n	8006280 <HAL_RCC_OscConfig+0xbc>
 8006266:	4b68      	ldr	r3, [pc, #416]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a67      	ldr	r2, [pc, #412]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800626c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006270:	6013      	str	r3, [r2, #0]
 8006272:	4b65      	ldr	r3, [pc, #404]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a64      	ldr	r2, [pc, #400]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	e00b      	b.n	8006298 <HAL_RCC_OscConfig+0xd4>
 8006280:	4b61      	ldr	r3, [pc, #388]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a60      	ldr	r2, [pc, #384]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800628a:	6013      	str	r3, [r2, #0]
 800628c:	4b5e      	ldr	r3, [pc, #376]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a5d      	ldr	r2, [pc, #372]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d013      	beq.n	80062c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a0:	f7fb f854 	bl	800134c <HAL_GetTick>
 80062a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80062a6:	e008      	b.n	80062ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062a8:	f7fb f850 	bl	800134c <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b64      	cmp	r3, #100	@ 0x64
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e356      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80062ba:	4b53      	ldr	r3, [pc, #332]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0f0      	beq.n	80062a8 <HAL_RCC_OscConfig+0xe4>
 80062c6:	e014      	b.n	80062f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c8:	f7fb f840 	bl	800134c <HAL_GetTick>
 80062cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062d0:	f7fb f83c 	bl	800134c <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b64      	cmp	r3, #100	@ 0x64
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e342      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80062e2:	4b49      	ldr	r3, [pc, #292]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1f0      	bne.n	80062d0 <HAL_RCC_OscConfig+0x10c>
 80062ee:	e000      	b.n	80062f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 808c 	beq.w	8006418 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006300:	4b41      	ldr	r3, [pc, #260]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006308:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800630a:	4b3f      	ldr	r3, [pc, #252]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800630c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800630e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <HAL_RCC_OscConfig+0x162>
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	2b18      	cmp	r3, #24
 800631a:	d137      	bne.n	800638c <HAL_RCC_OscConfig+0x1c8>
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	f003 0303 	and.w	r3, r3, #3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d132      	bne.n	800638c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006326:	4b38      	ldr	r3, [pc, #224]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0304 	and.w	r3, r3, #4
 800632e:	2b00      	cmp	r3, #0
 8006330:	d005      	beq.n	800633e <HAL_RCC_OscConfig+0x17a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d101      	bne.n	800633e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e314      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800633e:	4b32      	ldr	r3, [pc, #200]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f023 0219 	bic.w	r2, r3, #25
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	492f      	ldr	r1, [pc, #188]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800634c:	4313      	orrs	r3, r2
 800634e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006350:	f7fa fffc 	bl	800134c <HAL_GetTick>
 8006354:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006358:	f7fa fff8 	bl	800134c <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b02      	cmp	r3, #2
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e2fe      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800636a:	4b27      	ldr	r3, [pc, #156]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0304 	and.w	r3, r3, #4
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0f0      	beq.n	8006358 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006376:	4b24      	ldr	r3, [pc, #144]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	061b      	lsls	r3, r3, #24
 8006384:	4920      	ldr	r1, [pc, #128]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006386:	4313      	orrs	r3, r2
 8006388:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800638a:	e045      	b.n	8006418 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d026      	beq.n	80063e2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006394:	4b1c      	ldr	r3, [pc, #112]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f023 0219 	bic.w	r2, r3, #25
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	4919      	ldr	r1, [pc, #100]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a6:	f7fa ffd1 	bl	800134c <HAL_GetTick>
 80063aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ae:	f7fa ffcd 	bl	800134c <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e2d3      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063c0:	4b11      	ldr	r3, [pc, #68]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0304 	and.w	r3, r3, #4
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d0f0      	beq.n	80063ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	061b      	lsls	r3, r3, #24
 80063da:	490b      	ldr	r1, [pc, #44]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	604b      	str	r3, [r1, #4]
 80063e0:	e01a      	b.n	8006418 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063e2:	4b09      	ldr	r3, [pc, #36]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a08      	ldr	r2, [pc, #32]	@ (8006408 <HAL_RCC_OscConfig+0x244>)
 80063e8:	f023 0301 	bic.w	r3, r3, #1
 80063ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ee:	f7fa ffad 	bl	800134c <HAL_GetTick>
 80063f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80063f4:	e00a      	b.n	800640c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063f6:	f7fa ffa9 	bl	800134c <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d903      	bls.n	800640c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e2af      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
 8006408:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800640c:	4b96      	ldr	r3, [pc, #600]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1ee      	bne.n	80063f6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0310 	and.w	r3, r3, #16
 8006420:	2b00      	cmp	r3, #0
 8006422:	d06a      	beq.n	80064fa <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006424:	4b90      	ldr	r3, [pc, #576]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800642c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800642e:	4b8e      	ldr	r3, [pc, #568]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b08      	cmp	r3, #8
 8006438:	d007      	beq.n	800644a <HAL_RCC_OscConfig+0x286>
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	2b18      	cmp	r3, #24
 800643e:	d11b      	bne.n	8006478 <HAL_RCC_OscConfig+0x2b4>
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	2b01      	cmp	r3, #1
 8006448:	d116      	bne.n	8006478 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800644a:	4b87      	ldr	r3, [pc, #540]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <HAL_RCC_OscConfig+0x29e>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	2b80      	cmp	r3, #128	@ 0x80
 800645c:	d001      	beq.n	8006462 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e282      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006462:	4b81      	ldr	r3, [pc, #516]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	061b      	lsls	r3, r3, #24
 8006470:	497d      	ldr	r1, [pc, #500]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006472:	4313      	orrs	r3, r2
 8006474:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006476:	e040      	b.n	80064fa <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d023      	beq.n	80064c8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006480:	4b79      	ldr	r3, [pc, #484]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a78      	ldr	r2, [pc, #480]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800648a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648c:	f7fa ff5e 	bl	800134c <HAL_GetTick>
 8006490:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006492:	e008      	b.n	80064a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006494:	f7fa ff5a 	bl	800134c <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d901      	bls.n	80064a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e260      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064a6:	4b70      	ldr	r3, [pc, #448]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0f0      	beq.n	8006494 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064b2:	4b6d      	ldr	r3, [pc, #436]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	061b      	lsls	r3, r3, #24
 80064c0:	4969      	ldr	r1, [pc, #420]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60cb      	str	r3, [r1, #12]
 80064c6:	e018      	b.n	80064fa <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80064c8:	4b67      	ldr	r3, [pc, #412]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a66      	ldr	r2, [pc, #408]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d4:	f7fa ff3a 	bl	800134c <HAL_GetTick>
 80064d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80064da:	e008      	b.n	80064ee <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80064dc:	f7fa ff36 	bl	800134c <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d901      	bls.n	80064ee <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e23c      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80064ee:	4b5e      	ldr	r3, [pc, #376]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1f0      	bne.n	80064dc <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0308 	and.w	r3, r3, #8
 8006502:	2b00      	cmp	r3, #0
 8006504:	d036      	beq.n	8006574 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d019      	beq.n	8006542 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800650e:	4b56      	ldr	r3, [pc, #344]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006512:	4a55      	ldr	r2, [pc, #340]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006514:	f043 0301 	orr.w	r3, r3, #1
 8006518:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800651a:	f7fa ff17 	bl	800134c <HAL_GetTick>
 800651e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006520:	e008      	b.n	8006534 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006522:	f7fa ff13 	bl	800134c <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	2b02      	cmp	r3, #2
 800652e:	d901      	bls.n	8006534 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e219      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006534:	4b4c      	ldr	r3, [pc, #304]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006538:	f003 0302 	and.w	r3, r3, #2
 800653c:	2b00      	cmp	r3, #0
 800653e:	d0f0      	beq.n	8006522 <HAL_RCC_OscConfig+0x35e>
 8006540:	e018      	b.n	8006574 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006542:	4b49      	ldr	r3, [pc, #292]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006546:	4a48      	ldr	r2, [pc, #288]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006548:	f023 0301 	bic.w	r3, r3, #1
 800654c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800654e:	f7fa fefd 	bl	800134c <HAL_GetTick>
 8006552:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006554:	e008      	b.n	8006568 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006556:	f7fa fef9 	bl	800134c <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d901      	bls.n	8006568 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e1ff      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006568:	4b3f      	ldr	r3, [pc, #252]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800656a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1f0      	bne.n	8006556 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0320 	and.w	r3, r3, #32
 800657c:	2b00      	cmp	r3, #0
 800657e:	d036      	beq.n	80065ee <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d019      	beq.n	80065bc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006588:	4b37      	ldr	r3, [pc, #220]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a36      	ldr	r2, [pc, #216]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800658e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006592:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006594:	f7fa feda 	bl	800134c <HAL_GetTick>
 8006598:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800659a:	e008      	b.n	80065ae <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800659c:	f7fa fed6 	bl	800134c <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e1dc      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80065ae:	4b2e      	ldr	r3, [pc, #184]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d0f0      	beq.n	800659c <HAL_RCC_OscConfig+0x3d8>
 80065ba:	e018      	b.n	80065ee <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80065bc:	4b2a      	ldr	r3, [pc, #168]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a29      	ldr	r2, [pc, #164]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80065c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80065c8:	f7fa fec0 	bl	800134c <HAL_GetTick>
 80065cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065d0:	f7fa febc 	bl	800134c <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e1c2      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80065e2:	4b21      	ldr	r3, [pc, #132]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1f0      	bne.n	80065d0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0304 	and.w	r3, r3, #4
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8086 	beq.w	8006708 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80065fc:	4b1b      	ldr	r3, [pc, #108]	@ (800666c <HAL_RCC_OscConfig+0x4a8>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1a      	ldr	r2, [pc, #104]	@ (800666c <HAL_RCC_OscConfig+0x4a8>)
 8006602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006606:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006608:	f7fa fea0 	bl	800134c <HAL_GetTick>
 800660c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006610:	f7fa fe9c 	bl	800134c <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b64      	cmp	r3, #100	@ 0x64
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e1a2      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006622:	4b12      	ldr	r3, [pc, #72]	@ (800666c <HAL_RCC_OscConfig+0x4a8>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662a:	2b00      	cmp	r3, #0
 800662c:	d0f0      	beq.n	8006610 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d106      	bne.n	8006644 <HAL_RCC_OscConfig+0x480>
 8006636:	4b0c      	ldr	r3, [pc, #48]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663a:	4a0b      	ldr	r2, [pc, #44]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800663c:	f043 0301 	orr.w	r3, r3, #1
 8006640:	6713      	str	r3, [r2, #112]	@ 0x70
 8006642:	e032      	b.n	80066aa <HAL_RCC_OscConfig+0x4e6>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d111      	bne.n	8006670 <HAL_RCC_OscConfig+0x4ac>
 800664c:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800664e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006650:	4a05      	ldr	r2, [pc, #20]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 8006652:	f023 0301 	bic.w	r3, r3, #1
 8006656:	6713      	str	r3, [r2, #112]	@ 0x70
 8006658:	4b03      	ldr	r3, [pc, #12]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800665a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800665c:	4a02      	ldr	r2, [pc, #8]	@ (8006668 <HAL_RCC_OscConfig+0x4a4>)
 800665e:	f023 0304 	bic.w	r3, r3, #4
 8006662:	6713      	str	r3, [r2, #112]	@ 0x70
 8006664:	e021      	b.n	80066aa <HAL_RCC_OscConfig+0x4e6>
 8006666:	bf00      	nop
 8006668:	58024400 	.word	0x58024400
 800666c:	58024800 	.word	0x58024800
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	2b05      	cmp	r3, #5
 8006676:	d10c      	bne.n	8006692 <HAL_RCC_OscConfig+0x4ce>
 8006678:	4b83      	ldr	r3, [pc, #524]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800667a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800667c:	4a82      	ldr	r2, [pc, #520]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800667e:	f043 0304 	orr.w	r3, r3, #4
 8006682:	6713      	str	r3, [r2, #112]	@ 0x70
 8006684:	4b80      	ldr	r3, [pc, #512]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006688:	4a7f      	ldr	r2, [pc, #508]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800668a:	f043 0301 	orr.w	r3, r3, #1
 800668e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006690:	e00b      	b.n	80066aa <HAL_RCC_OscConfig+0x4e6>
 8006692:	4b7d      	ldr	r3, [pc, #500]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006696:	4a7c      	ldr	r2, [pc, #496]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006698:	f023 0301 	bic.w	r3, r3, #1
 800669c:	6713      	str	r3, [r2, #112]	@ 0x70
 800669e:	4b7a      	ldr	r3, [pc, #488]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80066a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a2:	4a79      	ldr	r2, [pc, #484]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80066a4:	f023 0304 	bic.w	r3, r3, #4
 80066a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d015      	beq.n	80066de <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b2:	f7fa fe4b 	bl	800134c <HAL_GetTick>
 80066b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066b8:	e00a      	b.n	80066d0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ba:	f7fa fe47 	bl	800134c <HAL_GetTick>
 80066be:	4602      	mov	r2, r0
 80066c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d901      	bls.n	80066d0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e14b      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066d0:	4b6d      	ldr	r3, [pc, #436]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80066d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d0ee      	beq.n	80066ba <HAL_RCC_OscConfig+0x4f6>
 80066dc:	e014      	b.n	8006708 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066de:	f7fa fe35 	bl	800134c <HAL_GetTick>
 80066e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80066e4:	e00a      	b.n	80066fc <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066e6:	f7fa fe31 	bl	800134c <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d901      	bls.n	80066fc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e135      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80066fc:	4b62      	ldr	r3, [pc, #392]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80066fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1ee      	bne.n	80066e6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 812a 	beq.w	8006966 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006712:	4b5d      	ldr	r3, [pc, #372]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800671a:	2b18      	cmp	r3, #24
 800671c:	f000 80ba 	beq.w	8006894 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006724:	2b02      	cmp	r3, #2
 8006726:	f040 8095 	bne.w	8006854 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800672a:	4b57      	ldr	r3, [pc, #348]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a56      	ldr	r2, [pc, #344]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006730:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006734:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006736:	f7fa fe09 	bl	800134c <HAL_GetTick>
 800673a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800673c:	e008      	b.n	8006750 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800673e:	f7fa fe05 	bl	800134c <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	2b02      	cmp	r3, #2
 800674a:	d901      	bls.n	8006750 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e10b      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006750:	4b4d      	ldr	r3, [pc, #308]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1f0      	bne.n	800673e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800675c:	4b4a      	ldr	r3, [pc, #296]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800675e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006760:	4b4a      	ldr	r3, [pc, #296]	@ (800688c <HAL_RCC_OscConfig+0x6c8>)
 8006762:	4013      	ands	r3, r2
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800676c:	0112      	lsls	r2, r2, #4
 800676e:	430a      	orrs	r2, r1
 8006770:	4945      	ldr	r1, [pc, #276]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006772:	4313      	orrs	r3, r2
 8006774:	628b      	str	r3, [r1, #40]	@ 0x28
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677a:	3b01      	subs	r3, #1
 800677c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006784:	3b01      	subs	r3, #1
 8006786:	025b      	lsls	r3, r3, #9
 8006788:	b29b      	uxth	r3, r3
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006790:	3b01      	subs	r3, #1
 8006792:	041b      	lsls	r3, r3, #16
 8006794:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006798:	431a      	orrs	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679e:	3b01      	subs	r3, #1
 80067a0:	061b      	lsls	r3, r3, #24
 80067a2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80067a6:	4938      	ldr	r1, [pc, #224]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80067ac:	4b36      	ldr	r3, [pc, #216]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b0:	4a35      	ldr	r2, [pc, #212]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067b2:	f023 0301 	bic.w	r3, r3, #1
 80067b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80067b8:	4b33      	ldr	r3, [pc, #204]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067bc:	4b34      	ldr	r3, [pc, #208]	@ (8006890 <HAL_RCC_OscConfig+0x6cc>)
 80067be:	4013      	ands	r3, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80067c4:	00d2      	lsls	r2, r2, #3
 80067c6:	4930      	ldr	r1, [pc, #192]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80067cc:	4b2e      	ldr	r3, [pc, #184]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d0:	f023 020c 	bic.w	r2, r3, #12
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d8:	492b      	ldr	r1, [pc, #172]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80067de:	4b2a      	ldr	r3, [pc, #168]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e2:	f023 0202 	bic.w	r2, r3, #2
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ea:	4927      	ldr	r1, [pc, #156]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80067f0:	4b25      	ldr	r3, [pc, #148]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	4a24      	ldr	r2, [pc, #144]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067fc:	4b22      	ldr	r3, [pc, #136]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 80067fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006800:	4a21      	ldr	r2, [pc, #132]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006802:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006806:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006808:	4b1f      	ldr	r3, [pc, #124]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800680a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680c:	4a1e      	ldr	r2, [pc, #120]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800680e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006814:	4b1c      	ldr	r3, [pc, #112]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006818:	4a1b      	ldr	r2, [pc, #108]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800681a:	f043 0301 	orr.w	r3, r3, #1
 800681e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006820:	4b19      	ldr	r3, [pc, #100]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a18      	ldr	r2, [pc, #96]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006826:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800682a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682c:	f7fa fd8e 	bl	800134c <HAL_GetTick>
 8006830:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006832:	e008      	b.n	8006846 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006834:	f7fa fd8a 	bl	800134c <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b02      	cmp	r3, #2
 8006840:	d901      	bls.n	8006846 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e090      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006846:	4b10      	ldr	r3, [pc, #64]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d0f0      	beq.n	8006834 <HAL_RCC_OscConfig+0x670>
 8006852:	e088      	b.n	8006966 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006854:	4b0c      	ldr	r3, [pc, #48]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a0b      	ldr	r2, [pc, #44]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800685a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800685e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006860:	f7fa fd74 	bl	800134c <HAL_GetTick>
 8006864:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006866:	e008      	b.n	800687a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006868:	f7fa fd70 	bl	800134c <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	2b02      	cmp	r3, #2
 8006874:	d901      	bls.n	800687a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e076      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800687a:	4b03      	ldr	r3, [pc, #12]	@ (8006888 <HAL_RCC_OscConfig+0x6c4>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1f0      	bne.n	8006868 <HAL_RCC_OscConfig+0x6a4>
 8006886:	e06e      	b.n	8006966 <HAL_RCC_OscConfig+0x7a2>
 8006888:	58024400 	.word	0x58024400
 800688c:	fffffc0c 	.word	0xfffffc0c
 8006890:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006894:	4b36      	ldr	r3, [pc, #216]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006898:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800689a:	4b35      	ldr	r3, [pc, #212]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 800689c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800689e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d031      	beq.n	800690c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	f003 0203 	and.w	r2, r3, #3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d12a      	bne.n	800690c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	091b      	lsrs	r3, r3, #4
 80068ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d122      	bne.n	800690c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d11a      	bne.n	800690c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	0a5b      	lsrs	r3, r3, #9
 80068da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068e2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d111      	bne.n	800690c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	0c1b      	lsrs	r3, r3, #16
 80068ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d108      	bne.n	800690c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	0e1b      	lsrs	r3, r3, #24
 80068fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006906:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006908:	429a      	cmp	r2, r3
 800690a:	d001      	beq.n	8006910 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e02b      	b.n	8006968 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006910:	4b17      	ldr	r3, [pc, #92]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006914:	08db      	lsrs	r3, r3, #3
 8006916:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800691a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	429a      	cmp	r2, r3
 8006924:	d01f      	beq.n	8006966 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006926:	4b12      	ldr	r3, [pc, #72]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692a:	4a11      	ldr	r2, [pc, #68]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 800692c:	f023 0301 	bic.w	r3, r3, #1
 8006930:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006932:	f7fa fd0b 	bl	800134c <HAL_GetTick>
 8006936:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006938:	bf00      	nop
 800693a:	f7fa fd07 	bl	800134c <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	4293      	cmp	r3, r2
 8006944:	d0f9      	beq.n	800693a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006946:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800694a:	4b0a      	ldr	r3, [pc, #40]	@ (8006974 <HAL_RCC_OscConfig+0x7b0>)
 800694c:	4013      	ands	r3, r2
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006952:	00d2      	lsls	r2, r2, #3
 8006954:	4906      	ldr	r1, [pc, #24]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006956:	4313      	orrs	r3, r2
 8006958:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800695a:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	4a04      	ldr	r2, [pc, #16]	@ (8006970 <HAL_RCC_OscConfig+0x7ac>)
 8006960:	f043 0301 	orr.w	r3, r3, #1
 8006964:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3730      	adds	r7, #48	@ 0x30
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	58024400 	.word	0x58024400
 8006974:	ffff0007 	.word	0xffff0007

08006978 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e19c      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800698c:	4b8a      	ldr	r3, [pc, #552]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 030f 	and.w	r3, r3, #15
 8006994:	683a      	ldr	r2, [r7, #0]
 8006996:	429a      	cmp	r2, r3
 8006998:	d910      	bls.n	80069bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800699a:	4b87      	ldr	r3, [pc, #540]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f023 020f 	bic.w	r2, r3, #15
 80069a2:	4985      	ldr	r1, [pc, #532]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069aa:	4b83      	ldr	r3, [pc, #524]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 030f 	and.w	r3, r3, #15
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d001      	beq.n	80069bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e184      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d010      	beq.n	80069ea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691a      	ldr	r2, [r3, #16]
 80069cc:	4b7b      	ldr	r3, [pc, #492]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 80069ce:	699b      	ldr	r3, [r3, #24]
 80069d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d908      	bls.n	80069ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80069d8:	4b78      	ldr	r3, [pc, #480]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	4975      	ldr	r1, [pc, #468]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0308 	and.w	r3, r3, #8
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d010      	beq.n	8006a18 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	695a      	ldr	r2, [r3, #20]
 80069fa:	4b70      	ldr	r3, [pc, #448]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d908      	bls.n	8006a18 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006a06:	4b6d      	ldr	r3, [pc, #436]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	496a      	ldr	r1, [pc, #424]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0310 	and.w	r3, r3, #16
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d010      	beq.n	8006a46 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	699a      	ldr	r2, [r3, #24]
 8006a28:	4b64      	ldr	r3, [pc, #400]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d908      	bls.n	8006a46 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006a34:	4b61      	ldr	r3, [pc, #388]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	495e      	ldr	r1, [pc, #376]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0320 	and.w	r3, r3, #32
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d010      	beq.n	8006a74 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	69da      	ldr	r2, [r3, #28]
 8006a56:	4b59      	ldr	r3, [pc, #356]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d908      	bls.n	8006a74 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006a62:	4b56      	ldr	r3, [pc, #344]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	69db      	ldr	r3, [r3, #28]
 8006a6e:	4953      	ldr	r1, [pc, #332]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a70:	4313      	orrs	r3, r2
 8006a72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d010      	beq.n	8006aa2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	4b4d      	ldr	r3, [pc, #308]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d908      	bls.n	8006aa2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a90:	4b4a      	ldr	r3, [pc, #296]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	f023 020f 	bic.w	r2, r3, #15
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	4947      	ldr	r1, [pc, #284]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d055      	beq.n	8006b5a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006aae:	4b43      	ldr	r3, [pc, #268]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	4940      	ldr	r1, [pc, #256]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d107      	bne.n	8006ad8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ac8:	4b3c      	ldr	r3, [pc, #240]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d121      	bne.n	8006b18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e0f6      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	2b03      	cmp	r3, #3
 8006ade:	d107      	bne.n	8006af0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ae0:	4b36      	ldr	r3, [pc, #216]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d115      	bne.n	8006b18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e0ea      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d107      	bne.n	8006b08 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006af8:	4b30      	ldr	r3, [pc, #192]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d109      	bne.n	8006b18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e0de      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b08:	4b2c      	ldr	r3, [pc, #176]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0304 	and.w	r3, r3, #4
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e0d6      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b18:	4b28      	ldr	r3, [pc, #160]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	f023 0207 	bic.w	r2, r3, #7
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	4925      	ldr	r1, [pc, #148]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b2a:	f7fa fc0f 	bl	800134c <HAL_GetTick>
 8006b2e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b30:	e00a      	b.n	8006b48 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b32:	f7fa fc0b 	bl	800134c <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d901      	bls.n	8006b48 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e0be      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b48:	4b1c      	ldr	r3, [pc, #112]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	00db      	lsls	r3, r3, #3
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d1eb      	bne.n	8006b32 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0302 	and.w	r3, r3, #2
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d010      	beq.n	8006b88 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	4b14      	ldr	r3, [pc, #80]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	f003 030f 	and.w	r3, r3, #15
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d208      	bcs.n	8006b88 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b76:	4b11      	ldr	r3, [pc, #68]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	f023 020f 	bic.w	r2, r3, #15
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	490e      	ldr	r1, [pc, #56]	@ (8006bbc <HAL_RCC_ClockConfig+0x244>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b88:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 030f 	and.w	r3, r3, #15
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d214      	bcs.n	8006bc0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b96:	4b08      	ldr	r3, [pc, #32]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f023 020f 	bic.w	r2, r3, #15
 8006b9e:	4906      	ldr	r1, [pc, #24]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ba6:	4b04      	ldr	r3, [pc, #16]	@ (8006bb8 <HAL_RCC_ClockConfig+0x240>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 030f 	and.w	r3, r3, #15
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d005      	beq.n	8006bc0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e086      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x34e>
 8006bb8:	52002000 	.word	0x52002000
 8006bbc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0304 	and.w	r3, r3, #4
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d010      	beq.n	8006bee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	4b3f      	ldr	r3, [pc, #252]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d208      	bcs.n	8006bee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	4939      	ldr	r1, [pc, #228]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0308 	and.w	r3, r3, #8
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d010      	beq.n	8006c1c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	695a      	ldr	r2, [r3, #20]
 8006bfe:	4b34      	ldr	r3, [pc, #208]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d208      	bcs.n	8006c1c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c0a:	4b31      	ldr	r3, [pc, #196]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c0c:	69db      	ldr	r3, [r3, #28]
 8006c0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	492e      	ldr	r1, [pc, #184]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0310 	and.w	r3, r3, #16
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d010      	beq.n	8006c4a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	699a      	ldr	r2, [r3, #24]
 8006c2c:	4b28      	ldr	r3, [pc, #160]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d208      	bcs.n	8006c4a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c38:	4b25      	ldr	r3, [pc, #148]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	4922      	ldr	r1, [pc, #136]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c46:	4313      	orrs	r3, r2
 8006c48:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0320 	and.w	r3, r3, #32
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d010      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69da      	ldr	r2, [r3, #28]
 8006c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d208      	bcs.n	8006c78 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c66:	4b1a      	ldr	r3, [pc, #104]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	69db      	ldr	r3, [r3, #28]
 8006c72:	4917      	ldr	r1, [pc, #92]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c74:	4313      	orrs	r3, r2
 8006c76:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c78:	f000 f834 	bl	8006ce4 <HAL_RCC_GetSysClockFreq>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	4b14      	ldr	r3, [pc, #80]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	0a1b      	lsrs	r3, r3, #8
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	4912      	ldr	r1, [pc, #72]	@ (8006cd4 <HAL_RCC_ClockConfig+0x35c>)
 8006c8a:	5ccb      	ldrb	r3, [r1, r3]
 8006c8c:	f003 031f 	and.w	r3, r3, #31
 8006c90:	fa22 f303 	lsr.w	r3, r2, r3
 8006c94:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c96:	4b0e      	ldr	r3, [pc, #56]	@ (8006cd0 <HAL_RCC_ClockConfig+0x358>)
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8006cd4 <HAL_RCC_ClockConfig+0x35c>)
 8006ca0:	5cd3      	ldrb	r3, [r2, r3]
 8006ca2:	f003 031f 	and.w	r3, r3, #31
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8006cac:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd8 <HAL_RCC_ClockConfig+0x360>)
 8006cae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8006cdc <HAL_RCC_ClockConfig+0x364>)
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce0 <HAL_RCC_ClockConfig+0x368>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fa fafc 	bl	80012b8 <HAL_InitTick>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3718      	adds	r7, #24
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	58024400 	.word	0x58024400
 8006cd4:	0800a1ec 	.word	0x0800a1ec
 8006cd8:	24000004 	.word	0x24000004
 8006cdc:	24000000 	.word	0x24000000
 8006ce0:	24000008 	.word	0x24000008

08006ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b089      	sub	sp, #36	@ 0x24
 8006ce8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cea:	4bb3      	ldr	r3, [pc, #716]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cf2:	2b18      	cmp	r3, #24
 8006cf4:	f200 8155 	bhi.w	8006fa2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8006d00 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cfe:	bf00      	nop
 8006d00:	08006d65 	.word	0x08006d65
 8006d04:	08006fa3 	.word	0x08006fa3
 8006d08:	08006fa3 	.word	0x08006fa3
 8006d0c:	08006fa3 	.word	0x08006fa3
 8006d10:	08006fa3 	.word	0x08006fa3
 8006d14:	08006fa3 	.word	0x08006fa3
 8006d18:	08006fa3 	.word	0x08006fa3
 8006d1c:	08006fa3 	.word	0x08006fa3
 8006d20:	08006d8b 	.word	0x08006d8b
 8006d24:	08006fa3 	.word	0x08006fa3
 8006d28:	08006fa3 	.word	0x08006fa3
 8006d2c:	08006fa3 	.word	0x08006fa3
 8006d30:	08006fa3 	.word	0x08006fa3
 8006d34:	08006fa3 	.word	0x08006fa3
 8006d38:	08006fa3 	.word	0x08006fa3
 8006d3c:	08006fa3 	.word	0x08006fa3
 8006d40:	08006d91 	.word	0x08006d91
 8006d44:	08006fa3 	.word	0x08006fa3
 8006d48:	08006fa3 	.word	0x08006fa3
 8006d4c:	08006fa3 	.word	0x08006fa3
 8006d50:	08006fa3 	.word	0x08006fa3
 8006d54:	08006fa3 	.word	0x08006fa3
 8006d58:	08006fa3 	.word	0x08006fa3
 8006d5c:	08006fa3 	.word	0x08006fa3
 8006d60:	08006d97 	.word	0x08006d97
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d64:	4b94      	ldr	r3, [pc, #592]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0320 	and.w	r3, r3, #32
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d009      	beq.n	8006d84 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d70:	4b91      	ldr	r3, [pc, #580]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	08db      	lsrs	r3, r3, #3
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	4a90      	ldr	r2, [pc, #576]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d80:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006d82:	e111      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006d84:	4b8d      	ldr	r3, [pc, #564]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d86:	61bb      	str	r3, [r7, #24]
      break;
 8006d88:	e10e      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006d8a:	4b8d      	ldr	r3, [pc, #564]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006d8c:	61bb      	str	r3, [r7, #24]
      break;
 8006d8e:	e10b      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006d90:	4b8c      	ldr	r3, [pc, #560]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006d92:	61bb      	str	r3, [r7, #24]
      break;
 8006d94:	e108      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d96:	4b88      	ldr	r3, [pc, #544]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006da0:	4b85      	ldr	r3, [pc, #532]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da4:	091b      	lsrs	r3, r3, #4
 8006da6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006daa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006dac:	4b82      	ldr	r3, [pc, #520]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006db6:	4b80      	ldr	r3, [pc, #512]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dba:	08db      	lsrs	r3, r3, #3
 8006dbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	fb02 f303 	mul.w	r3, r2, r3
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 80e1 	beq.w	8006f9c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	f000 8083 	beq.w	8006ee8 <HAL_RCC_GetSysClockFreq+0x204>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	f200 80a1 	bhi.w	8006f2c <HAL_RCC_GetSysClockFreq+0x248>
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d003      	beq.n	8006df8 <HAL_RCC_GetSysClockFreq+0x114>
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d056      	beq.n	8006ea4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006df6:	e099      	b.n	8006f2c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df8:	4b6f      	ldr	r3, [pc, #444]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f003 0320 	and.w	r3, r3, #32
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d02d      	beq.n	8006e60 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e04:	4b6c      	ldr	r3, [pc, #432]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	08db      	lsrs	r3, r3, #3
 8006e0a:	f003 0303 	and.w	r3, r3, #3
 8006e0e:	4a6b      	ldr	r2, [pc, #428]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e10:	fa22 f303 	lsr.w	r3, r2, r3
 8006e14:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	ee07 3a90 	vmov	s15, r3
 8006e1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	ee07 3a90 	vmov	s15, r3
 8006e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e2e:	4b62      	ldr	r3, [pc, #392]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e36:	ee07 3a90 	vmov	s15, r3
 8006e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e42:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e5a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006e5e:	e087      	b.n	8006f70 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	ee07 3a90 	vmov	s15, r3
 8006e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e6a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006fcc <HAL_RCC_GetSysClockFreq+0x2e8>
 8006e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e72:	4b51      	ldr	r3, [pc, #324]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e82:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e86:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ea2:	e065      	b.n	8006f70 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	ee07 3a90 	vmov	s15, r3
 8006eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006fd0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb6:	4b40      	ldr	r3, [pc, #256]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006eca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ee6:	e043      	b.n	8006f70 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	ee07 3a90 	vmov	s15, r3
 8006eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006fd4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006efa:	4b2f      	ldr	r3, [pc, #188]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f02:	ee07 3a90 	vmov	s15, r3
 8006f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f0e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f2a:	e021      	b.n	8006f70 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f36:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006fd0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f46:	ee07 3a90 	vmov	s15, r3
 8006f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f52:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f6e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006f70:	4b11      	ldr	r3, [pc, #68]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f74:	0a5b      	lsrs	r3, r3, #9
 8006f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	ee07 3a90 	vmov	s15, r3
 8006f84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f88:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f94:	ee17 3a90 	vmov	r3, s15
 8006f98:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006f9a:	e005      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	61bb      	str	r3, [r7, #24]
      break;
 8006fa0:	e002      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006fa2:	4b07      	ldr	r3, [pc, #28]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006fa4:	61bb      	str	r3, [r7, #24]
      break;
 8006fa6:	bf00      	nop
  }

  return sysclockfreq;
 8006fa8:	69bb      	ldr	r3, [r7, #24]
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3724      	adds	r7, #36	@ 0x24
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	58024400 	.word	0x58024400
 8006fbc:	03d09000 	.word	0x03d09000
 8006fc0:	003d0900 	.word	0x003d0900
 8006fc4:	00f42400 	.word	0x00f42400
 8006fc8:	46000000 	.word	0x46000000
 8006fcc:	4c742400 	.word	0x4c742400
 8006fd0:	4a742400 	.word	0x4a742400
 8006fd4:	4b742400 	.word	0x4b742400

08006fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fde:	f7ff fe81 	bl	8006ce4 <HAL_RCC_GetSysClockFreq>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	4b10      	ldr	r3, [pc, #64]	@ (8007028 <HAL_RCC_GetHCLKFreq+0x50>)
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	0a1b      	lsrs	r3, r3, #8
 8006fea:	f003 030f 	and.w	r3, r3, #15
 8006fee:	490f      	ldr	r1, [pc, #60]	@ (800702c <HAL_RCC_GetHCLKFreq+0x54>)
 8006ff0:	5ccb      	ldrb	r3, [r1, r3]
 8006ff2:	f003 031f 	and.w	r3, r3, #31
 8006ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8006ffa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8007028 <HAL_RCC_GetHCLKFreq+0x50>)
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	f003 030f 	and.w	r3, r3, #15
 8007004:	4a09      	ldr	r2, [pc, #36]	@ (800702c <HAL_RCC_GetHCLKFreq+0x54>)
 8007006:	5cd3      	ldrb	r3, [r2, r3]
 8007008:	f003 031f 	and.w	r3, r3, #31
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	fa22 f303 	lsr.w	r3, r2, r3
 8007012:	4a07      	ldr	r2, [pc, #28]	@ (8007030 <HAL_RCC_GetHCLKFreq+0x58>)
 8007014:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007016:	4a07      	ldr	r2, [pc, #28]	@ (8007034 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800701c:	4b04      	ldr	r3, [pc, #16]	@ (8007030 <HAL_RCC_GetHCLKFreq+0x58>)
 800701e:	681b      	ldr	r3, [r3, #0]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	58024400 	.word	0x58024400
 800702c:	0800a1ec 	.word	0x0800a1ec
 8007030:	24000004 	.word	0x24000004
 8007034:	24000000 	.word	0x24000000

08007038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800703c:	f7ff ffcc 	bl	8006fd8 <HAL_RCC_GetHCLKFreq>
 8007040:	4602      	mov	r2, r0
 8007042:	4b06      	ldr	r3, [pc, #24]	@ (800705c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	091b      	lsrs	r3, r3, #4
 8007048:	f003 0307 	and.w	r3, r3, #7
 800704c:	4904      	ldr	r1, [pc, #16]	@ (8007060 <HAL_RCC_GetPCLK1Freq+0x28>)
 800704e:	5ccb      	ldrb	r3, [r1, r3]
 8007050:	f003 031f 	and.w	r3, r3, #31
 8007054:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007058:	4618      	mov	r0, r3
 800705a:	bd80      	pop	{r7, pc}
 800705c:	58024400 	.word	0x58024400
 8007060:	0800a1ec 	.word	0x0800a1ec

08007064 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007068:	b0c6      	sub	sp, #280	@ 0x118
 800706a:	af00      	add	r7, sp, #0
 800706c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007070:	2300      	movs	r3, #0
 8007072:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007076:	2300      	movs	r3, #0
 8007078:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800707c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007088:	2500      	movs	r5, #0
 800708a:	ea54 0305 	orrs.w	r3, r4, r5
 800708e:	d049      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007090:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007094:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007096:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800709a:	d02f      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800709c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070a0:	d828      	bhi.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80070a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070a6:	d01a      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80070a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070ac:	d822      	bhi.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d003      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 80070b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070b6:	d007      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80070b8:	e01c      	b.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ba:	4bab      	ldr	r3, [pc, #684]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	4aaa      	ldr	r2, [pc, #680]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070c6:	e01a      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070cc:	3308      	adds	r3, #8
 80070ce:	2102      	movs	r1, #2
 80070d0:	4618      	mov	r0, r3
 80070d2:	f002 fa49 	bl	8009568 <RCCEx_PLL2_Config>
 80070d6:	4603      	mov	r3, r0
 80070d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070dc:	e00f      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070e2:	3328      	adds	r3, #40	@ 0x28
 80070e4:	2102      	movs	r1, #2
 80070e6:	4618      	mov	r0, r3
 80070e8:	f002 faf0 	bl	80096cc <RCCEx_PLL3_Config>
 80070ec:	4603      	mov	r3, r0
 80070ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070f2:	e004      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070fa:	e000      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80070fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10a      	bne.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007106:	4b98      	ldr	r3, [pc, #608]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800710a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800710e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007112:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007114:	4a94      	ldr	r2, [pc, #592]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007116:	430b      	orrs	r3, r1
 8007118:	6513      	str	r3, [r2, #80]	@ 0x50
 800711a:	e003      	b.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007120:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007130:	f04f 0900 	mov.w	r9, #0
 8007134:	ea58 0309 	orrs.w	r3, r8, r9
 8007138:	d047      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800713a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007140:	2b04      	cmp	r3, #4
 8007142:	d82a      	bhi.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007144:	a201      	add	r2, pc, #4	@ (adr r2, 800714c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714a:	bf00      	nop
 800714c:	08007161 	.word	0x08007161
 8007150:	0800716f 	.word	0x0800716f
 8007154:	08007185 	.word	0x08007185
 8007158:	080071a3 	.word	0x080071a3
 800715c:	080071a3 	.word	0x080071a3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007160:	4b81      	ldr	r3, [pc, #516]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007164:	4a80      	ldr	r2, [pc, #512]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800716a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800716c:	e01a      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800716e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007172:	3308      	adds	r3, #8
 8007174:	2100      	movs	r1, #0
 8007176:	4618      	mov	r0, r3
 8007178:	f002 f9f6 	bl	8009568 <RCCEx_PLL2_Config>
 800717c:	4603      	mov	r3, r0
 800717e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007182:	e00f      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007188:	3328      	adds	r3, #40	@ 0x28
 800718a:	2100      	movs	r1, #0
 800718c:	4618      	mov	r0, r3
 800718e:	f002 fa9d 	bl	80096cc <RCCEx_PLL3_Config>
 8007192:	4603      	mov	r3, r0
 8007194:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007198:	e004      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071a0:	e000      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80071a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d10a      	bne.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071ac:	4b6e      	ldr	r3, [pc, #440]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b0:	f023 0107 	bic.w	r1, r3, #7
 80071b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ba:	4a6b      	ldr	r2, [pc, #428]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071bc:	430b      	orrs	r3, r1
 80071be:	6513      	str	r3, [r2, #80]	@ 0x50
 80071c0:	e003      	b.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80071ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80071d6:	f04f 0b00 	mov.w	fp, #0
 80071da:	ea5a 030b 	orrs.w	r3, sl, fp
 80071de:	d05b      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80071e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071e8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80071ec:	d03b      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80071ee:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80071f2:	d834      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80071f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071f8:	d037      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x206>
 80071fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071fe:	d82e      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007200:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007204:	d033      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007206:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800720a:	d828      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800720c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007210:	d01a      	beq.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007212:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007216:	d822      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d003      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800721c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007220:	d007      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007222:	e01c      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007224:	4b50      	ldr	r3, [pc, #320]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007228:	4a4f      	ldr	r2, [pc, #316]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800722a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800722e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007230:	e01e      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007236:	3308      	adds	r3, #8
 8007238:	2100      	movs	r1, #0
 800723a:	4618      	mov	r0, r3
 800723c:	f002 f994 	bl	8009568 <RCCEx_PLL2_Config>
 8007240:	4603      	mov	r3, r0
 8007242:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007246:	e013      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724c:	3328      	adds	r3, #40	@ 0x28
 800724e:	2100      	movs	r1, #0
 8007250:	4618      	mov	r0, r3
 8007252:	f002 fa3b 	bl	80096cc <RCCEx_PLL3_Config>
 8007256:	4603      	mov	r3, r0
 8007258:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800725c:	e008      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007264:	e004      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007266:	bf00      	nop
 8007268:	e002      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800726a:	bf00      	nop
 800726c:	e000      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800726e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007270:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10b      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007278:	4b3b      	ldr	r3, [pc, #236]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800727a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800727c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007284:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007288:	4a37      	ldr	r2, [pc, #220]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800728a:	430b      	orrs	r3, r1
 800728c:	6593      	str	r3, [r2, #88]	@ 0x58
 800728e:	e003      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007290:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007294:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80072a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80072a8:	2300      	movs	r3, #0
 80072aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80072b2:	460b      	mov	r3, r1
 80072b4:	4313      	orrs	r3, r2
 80072b6:	d05d      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80072b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80072c0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072c4:	d03b      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80072c6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072ca:	d834      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072d0:	d037      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80072d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072d6:	d82e      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072dc:	d033      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80072de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072e2:	d828      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e8:	d01a      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80072ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072ee:	d822      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80072f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072f8:	d007      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80072fa:	e01c      	b.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007300:	4a19      	ldr	r2, [pc, #100]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007306:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007308:	e01e      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800730a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800730e:	3308      	adds	r3, #8
 8007310:	2100      	movs	r1, #0
 8007312:	4618      	mov	r0, r3
 8007314:	f002 f928 	bl	8009568 <RCCEx_PLL2_Config>
 8007318:	4603      	mov	r3, r0
 800731a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800731e:	e013      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007324:	3328      	adds	r3, #40	@ 0x28
 8007326:	2100      	movs	r1, #0
 8007328:	4618      	mov	r0, r3
 800732a:	f002 f9cf 	bl	80096cc <RCCEx_PLL3_Config>
 800732e:	4603      	mov	r3, r0
 8007330:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007334:	e008      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800733c:	e004      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800733e:	bf00      	nop
 8007340:	e002      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007342:	bf00      	nop
 8007344:	e000      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007348:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10d      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007350:	4b05      	ldr	r3, [pc, #20]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007354:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007360:	4a01      	ldr	r2, [pc, #4]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007362:	430b      	orrs	r3, r1
 8007364:	6593      	str	r3, [r2, #88]	@ 0x58
 8007366:	e005      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007368:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800736c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007370:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007380:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007384:	2300      	movs	r3, #0
 8007386:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800738a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800738e:	460b      	mov	r3, r1
 8007390:	4313      	orrs	r3, r2
 8007392:	d03a      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800739a:	2b30      	cmp	r3, #48	@ 0x30
 800739c:	d01f      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800739e:	2b30      	cmp	r3, #48	@ 0x30
 80073a0:	d819      	bhi.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80073a2:	2b20      	cmp	r3, #32
 80073a4:	d00c      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80073a6:	2b20      	cmp	r3, #32
 80073a8:	d815      	bhi.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d019      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80073ae:	2b10      	cmp	r3, #16
 80073b0:	d111      	bne.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073b2:	4baa      	ldr	r3, [pc, #680]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b6:	4aa9      	ldr	r2, [pc, #676]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80073be:	e011      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c4:	3308      	adds	r3, #8
 80073c6:	2102      	movs	r1, #2
 80073c8:	4618      	mov	r0, r3
 80073ca:	f002 f8cd 	bl	8009568 <RCCEx_PLL2_Config>
 80073ce:	4603      	mov	r3, r0
 80073d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80073d4:	e006      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073dc:	e002      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80073de:	bf00      	nop
 80073e0:	e000      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80073e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d10a      	bne.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80073ec:	4b9b      	ldr	r3, [pc, #620]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80073f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073fa:	4a98      	ldr	r2, [pc, #608]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073fc:	430b      	orrs	r3, r1
 80073fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007400:	e003      	b.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007402:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007406:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800740a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007412:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007416:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800741a:	2300      	movs	r3, #0
 800741c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007420:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007424:	460b      	mov	r3, r1
 8007426:	4313      	orrs	r3, r2
 8007428:	d051      	beq.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800742a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800742e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007430:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007434:	d035      	beq.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007436:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800743a:	d82e      	bhi.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800743c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007440:	d031      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007442:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007446:	d828      	bhi.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800744c:	d01a      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800744e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007452:	d822      	bhi.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007454:	2b00      	cmp	r3, #0
 8007456:	d003      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800745c:	d007      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800745e:	e01c      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007460:	4b7e      	ldr	r3, [pc, #504]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	4a7d      	ldr	r2, [pc, #500]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800746a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800746c:	e01c      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800746e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007472:	3308      	adds	r3, #8
 8007474:	2100      	movs	r1, #0
 8007476:	4618      	mov	r0, r3
 8007478:	f002 f876 	bl	8009568 <RCCEx_PLL2_Config>
 800747c:	4603      	mov	r3, r0
 800747e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007482:	e011      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007488:	3328      	adds	r3, #40	@ 0x28
 800748a:	2100      	movs	r1, #0
 800748c:	4618      	mov	r0, r3
 800748e:	f002 f91d 	bl	80096cc <RCCEx_PLL3_Config>
 8007492:	4603      	mov	r3, r0
 8007494:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007498:	e006      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074a0:	e002      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80074a2:	bf00      	nop
 80074a4:	e000      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80074a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80074b0:	4b6a      	ldr	r3, [pc, #424]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80074b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074be:	4a67      	ldr	r2, [pc, #412]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074c0:	430b      	orrs	r3, r1
 80074c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80074c4:	e003      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80074ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80074da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80074de:	2300      	movs	r3, #0
 80074e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80074e4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80074e8:	460b      	mov	r3, r1
 80074ea:	4313      	orrs	r3, r2
 80074ec:	d053      	beq.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80074ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074f8:	d033      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80074fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074fe:	d82c      	bhi.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007500:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007504:	d02f      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007506:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800750a:	d826      	bhi.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800750c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007510:	d02b      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007512:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007516:	d820      	bhi.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007518:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800751c:	d012      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800751e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007522:	d81a      	bhi.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007524:	2b00      	cmp	r3, #0
 8007526:	d022      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800752c:	d115      	bne.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800752e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007532:	3308      	adds	r3, #8
 8007534:	2101      	movs	r1, #1
 8007536:	4618      	mov	r0, r3
 8007538:	f002 f816 	bl	8009568 <RCCEx_PLL2_Config>
 800753c:	4603      	mov	r3, r0
 800753e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007542:	e015      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007548:	3328      	adds	r3, #40	@ 0x28
 800754a:	2101      	movs	r1, #1
 800754c:	4618      	mov	r0, r3
 800754e:	f002 f8bd 	bl	80096cc <RCCEx_PLL3_Config>
 8007552:	4603      	mov	r3, r0
 8007554:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007558:	e00a      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007560:	e006      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007562:	bf00      	nop
 8007564:	e004      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007566:	bf00      	nop
 8007568:	e002      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800756a:	bf00      	nop
 800756c:	e000      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800756e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007570:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007578:	4b38      	ldr	r3, [pc, #224]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800757a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800757c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007586:	4a35      	ldr	r2, [pc, #212]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007588:	430b      	orrs	r3, r1
 800758a:	6513      	str	r3, [r2, #80]	@ 0x50
 800758c:	e003      	b.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800758e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007592:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007596:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80075a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80075a6:	2300      	movs	r3, #0
 80075a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80075ac:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80075b0:	460b      	mov	r3, r1
 80075b2:	4313      	orrs	r3, r2
 80075b4:	d058      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80075b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075c2:	d033      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80075c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075c8:	d82c      	bhi.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ce:	d02f      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80075d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d4:	d826      	bhi.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075da:	d02b      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80075dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075e0:	d820      	bhi.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e6:	d012      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80075e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ec:	d81a      	bhi.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d022      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80075f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075f6:	d115      	bne.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075fc:	3308      	adds	r3, #8
 80075fe:	2101      	movs	r1, #1
 8007600:	4618      	mov	r0, r3
 8007602:	f001 ffb1 	bl	8009568 <RCCEx_PLL2_Config>
 8007606:	4603      	mov	r3, r0
 8007608:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800760c:	e015      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800760e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007612:	3328      	adds	r3, #40	@ 0x28
 8007614:	2101      	movs	r1, #1
 8007616:	4618      	mov	r0, r3
 8007618:	f002 f858 	bl	80096cc <RCCEx_PLL3_Config>
 800761c:	4603      	mov	r3, r0
 800761e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007622:	e00a      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800762a:	e006      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800762c:	bf00      	nop
 800762e:	e004      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007630:	bf00      	nop
 8007632:	e002      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007634:	bf00      	nop
 8007636:	e000      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800763a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800763e:	2b00      	cmp	r3, #0
 8007640:	d10e      	bne.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007642:	4b06      	ldr	r3, [pc, #24]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007646:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800764a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800764e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007652:	4a02      	ldr	r2, [pc, #8]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007654:	430b      	orrs	r3, r1
 8007656:	6593      	str	r3, [r2, #88]	@ 0x58
 8007658:	e006      	b.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800765a:	bf00      	nop
 800765c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007660:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007664:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800766c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007670:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007674:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007678:	2300      	movs	r3, #0
 800767a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800767e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007682:	460b      	mov	r3, r1
 8007684:	4313      	orrs	r3, r2
 8007686:	d037      	beq.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800768e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007692:	d00e      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007694:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007698:	d816      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800769a:	2b00      	cmp	r3, #0
 800769c:	d018      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800769e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076a2:	d111      	bne.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076a4:	4bc4      	ldr	r3, [pc, #784]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a8:	4ac3      	ldr	r2, [pc, #780]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076b0:	e00f      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b6:	3308      	adds	r3, #8
 80076b8:	2101      	movs	r1, #1
 80076ba:	4618      	mov	r0, r3
 80076bc:	f001 ff54 	bl	8009568 <RCCEx_PLL2_Config>
 80076c0:	4603      	mov	r3, r0
 80076c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076c6:	e004      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076ce:	e000      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80076d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10a      	bne.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076da:	4bb7      	ldr	r3, [pc, #732]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076de:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80076e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076e8:	4ab3      	ldr	r2, [pc, #716]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076ea:	430b      	orrs	r3, r1
 80076ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80076ee:	e003      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007700:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007704:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007708:	2300      	movs	r3, #0
 800770a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800770e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007712:	460b      	mov	r3, r1
 8007714:	4313      	orrs	r3, r2
 8007716:	d039      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800771c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800771e:	2b03      	cmp	r3, #3
 8007720:	d81c      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007722:	a201      	add	r2, pc, #4	@ (adr r2, 8007728 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007728:	08007765 	.word	0x08007765
 800772c:	08007739 	.word	0x08007739
 8007730:	08007747 	.word	0x08007747
 8007734:	08007765 	.word	0x08007765
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007738:	4b9f      	ldr	r3, [pc, #636]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800773a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773c:	4a9e      	ldr	r2, [pc, #632]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800773e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007742:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007744:	e00f      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800774a:	3308      	adds	r3, #8
 800774c:	2102      	movs	r1, #2
 800774e:	4618      	mov	r0, r3
 8007750:	f001 ff0a 	bl	8009568 <RCCEx_PLL2_Config>
 8007754:	4603      	mov	r3, r0
 8007756:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800775a:	e004      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007762:	e000      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007764:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007766:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10a      	bne.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800776e:	4b92      	ldr	r3, [pc, #584]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007772:	f023 0103 	bic.w	r1, r3, #3
 8007776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800777c:	4a8e      	ldr	r2, [pc, #568]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800777e:	430b      	orrs	r3, r1
 8007780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007782:	e003      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007784:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007788:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800778c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007798:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800779c:	2300      	movs	r3, #0
 800779e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077a2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4313      	orrs	r3, r2
 80077aa:	f000 8099 	beq.w	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077ae:	4b83      	ldr	r3, [pc, #524]	@ (80079bc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a82      	ldr	r2, [pc, #520]	@ (80079bc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077ba:	f7f9 fdc7 	bl	800134c <HAL_GetTick>
 80077be:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077c2:	e00b      	b.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077c4:	f7f9 fdc2 	bl	800134c <HAL_GetTick>
 80077c8:	4602      	mov	r2, r0
 80077ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b64      	cmp	r3, #100	@ 0x64
 80077d2:	d903      	bls.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077da:	e005      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077dc:	4b77      	ldr	r3, [pc, #476]	@ (80079bc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d0ed      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80077e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d173      	bne.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80077f0:	4b71      	ldr	r3, [pc, #452]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80077f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077fc:	4053      	eors	r3, r2
 80077fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007802:	2b00      	cmp	r3, #0
 8007804:	d015      	beq.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007806:	4b6c      	ldr	r3, [pc, #432]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800780a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800780e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007812:	4b69      	ldr	r3, [pc, #420]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007816:	4a68      	ldr	r2, [pc, #416]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800781c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800781e:	4b66      	ldr	r3, [pc, #408]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007822:	4a65      	ldr	r2, [pc, #404]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007824:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007828:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800782a:	4a63      	ldr	r2, [pc, #396]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800782c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007830:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007836:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800783a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800783e:	d118      	bne.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007840:	f7f9 fd84 	bl	800134c <HAL_GetTick>
 8007844:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007848:	e00d      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800784a:	f7f9 fd7f 	bl	800134c <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007854:	1ad2      	subs	r2, r2, r3
 8007856:	f241 3388 	movw	r3, #5000	@ 0x1388
 800785a:	429a      	cmp	r2, r3
 800785c:	d903      	bls.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007864:	e005      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007866:	4b54      	ldr	r3, [pc, #336]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0eb      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007872:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007876:	2b00      	cmp	r3, #0
 8007878:	d129      	bne.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800787a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007886:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800788a:	d10e      	bne.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x846>
 800788c:	4b4a      	ldr	r3, [pc, #296]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007894:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007898:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800789c:	091a      	lsrs	r2, r3, #4
 800789e:	4b48      	ldr	r3, [pc, #288]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80078a0:	4013      	ands	r3, r2
 80078a2:	4a45      	ldr	r2, [pc, #276]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a4:	430b      	orrs	r3, r1
 80078a6:	6113      	str	r3, [r2, #16]
 80078a8:	e005      	b.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80078aa:	4b43      	ldr	r3, [pc, #268]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	4a42      	ldr	r2, [pc, #264]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80078b4:	6113      	str	r3, [r2, #16]
 80078b6:	4b40      	ldr	r3, [pc, #256]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078b8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80078ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078c6:	4a3c      	ldr	r2, [pc, #240]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078c8:	430b      	orrs	r3, r1
 80078ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80078cc:	e008      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80078d6:	e003      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80078e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e8:	f002 0301 	and.w	r3, r2, #1
 80078ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80078f0:	2300      	movs	r3, #0
 80078f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80078f6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80078fa:	460b      	mov	r3, r1
 80078fc:	4313      	orrs	r3, r2
 80078fe:	f000 808f 	beq.w	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007906:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007908:	2b28      	cmp	r3, #40	@ 0x28
 800790a:	d871      	bhi.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800790c:	a201      	add	r2, pc, #4	@ (adr r2, 8007914 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800790e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007912:	bf00      	nop
 8007914:	080079f9 	.word	0x080079f9
 8007918:	080079f1 	.word	0x080079f1
 800791c:	080079f1 	.word	0x080079f1
 8007920:	080079f1 	.word	0x080079f1
 8007924:	080079f1 	.word	0x080079f1
 8007928:	080079f1 	.word	0x080079f1
 800792c:	080079f1 	.word	0x080079f1
 8007930:	080079f1 	.word	0x080079f1
 8007934:	080079c5 	.word	0x080079c5
 8007938:	080079f1 	.word	0x080079f1
 800793c:	080079f1 	.word	0x080079f1
 8007940:	080079f1 	.word	0x080079f1
 8007944:	080079f1 	.word	0x080079f1
 8007948:	080079f1 	.word	0x080079f1
 800794c:	080079f1 	.word	0x080079f1
 8007950:	080079f1 	.word	0x080079f1
 8007954:	080079db 	.word	0x080079db
 8007958:	080079f1 	.word	0x080079f1
 800795c:	080079f1 	.word	0x080079f1
 8007960:	080079f1 	.word	0x080079f1
 8007964:	080079f1 	.word	0x080079f1
 8007968:	080079f1 	.word	0x080079f1
 800796c:	080079f1 	.word	0x080079f1
 8007970:	080079f1 	.word	0x080079f1
 8007974:	080079f9 	.word	0x080079f9
 8007978:	080079f1 	.word	0x080079f1
 800797c:	080079f1 	.word	0x080079f1
 8007980:	080079f1 	.word	0x080079f1
 8007984:	080079f1 	.word	0x080079f1
 8007988:	080079f1 	.word	0x080079f1
 800798c:	080079f1 	.word	0x080079f1
 8007990:	080079f1 	.word	0x080079f1
 8007994:	080079f9 	.word	0x080079f9
 8007998:	080079f1 	.word	0x080079f1
 800799c:	080079f1 	.word	0x080079f1
 80079a0:	080079f1 	.word	0x080079f1
 80079a4:	080079f1 	.word	0x080079f1
 80079a8:	080079f1 	.word	0x080079f1
 80079ac:	080079f1 	.word	0x080079f1
 80079b0:	080079f1 	.word	0x080079f1
 80079b4:	080079f9 	.word	0x080079f9
 80079b8:	58024400 	.word	0x58024400
 80079bc:	58024800 	.word	0x58024800
 80079c0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c8:	3308      	adds	r3, #8
 80079ca:	2101      	movs	r1, #1
 80079cc:	4618      	mov	r0, r3
 80079ce:	f001 fdcb 	bl	8009568 <RCCEx_PLL2_Config>
 80079d2:	4603      	mov	r3, r0
 80079d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079d8:	e00f      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079de:	3328      	adds	r3, #40	@ 0x28
 80079e0:	2101      	movs	r1, #1
 80079e2:	4618      	mov	r0, r3
 80079e4:	f001 fe72 	bl	80096cc <RCCEx_PLL3_Config>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079ee:	e004      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079f6:	e000      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80079f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a02:	4bbf      	ldr	r3, [pc, #764]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a06:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a10:	4abb      	ldr	r2, [pc, #748]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a12:	430b      	orrs	r3, r1
 8007a14:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a16:	e003      	b.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a28:	f002 0302 	and.w	r3, r2, #2
 8007a2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a30:	2300      	movs	r3, #0
 8007a32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a36:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	d041      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a46:	2b05      	cmp	r3, #5
 8007a48:	d824      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a50 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a50:	08007a9d 	.word	0x08007a9d
 8007a54:	08007a69 	.word	0x08007a69
 8007a58:	08007a7f 	.word	0x08007a7f
 8007a5c:	08007a9d 	.word	0x08007a9d
 8007a60:	08007a9d 	.word	0x08007a9d
 8007a64:	08007a9d 	.word	0x08007a9d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	2101      	movs	r1, #1
 8007a70:	4618      	mov	r0, r3
 8007a72:	f001 fd79 	bl	8009568 <RCCEx_PLL2_Config>
 8007a76:	4603      	mov	r3, r0
 8007a78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a7c:	e00f      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a82:	3328      	adds	r3, #40	@ 0x28
 8007a84:	2101      	movs	r1, #1
 8007a86:	4618      	mov	r0, r3
 8007a88:	f001 fe20 	bl	80096cc <RCCEx_PLL3_Config>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a92:	e004      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a9a:	e000      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007a9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007aa6:	4b96      	ldr	r3, [pc, #600]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	f023 0107 	bic.w	r1, r3, #7
 8007aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ab4:	4a92      	ldr	r2, [pc, #584]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ab6:	430b      	orrs	r3, r1
 8007ab8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007aba:	e003      	b.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007abc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ac0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007acc:	f002 0304 	and.w	r3, r2, #4
 8007ad0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ada:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	d044      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aec:	2b05      	cmp	r3, #5
 8007aee:	d825      	bhi.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007af0:	a201      	add	r2, pc, #4	@ (adr r2, 8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af6:	bf00      	nop
 8007af8:	08007b45 	.word	0x08007b45
 8007afc:	08007b11 	.word	0x08007b11
 8007b00:	08007b27 	.word	0x08007b27
 8007b04:	08007b45 	.word	0x08007b45
 8007b08:	08007b45 	.word	0x08007b45
 8007b0c:	08007b45 	.word	0x08007b45
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b14:	3308      	adds	r3, #8
 8007b16:	2101      	movs	r1, #1
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f001 fd25 	bl	8009568 <RCCEx_PLL2_Config>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b24:	e00f      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b2a:	3328      	adds	r3, #40	@ 0x28
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f001 fdcc 	bl	80096cc <RCCEx_PLL3_Config>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b3a:	e004      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b42:	e000      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b46:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10b      	bne.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b52:	f023 0107 	bic.w	r1, r3, #7
 8007b56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b5e:	4a68      	ldr	r2, [pc, #416]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b60:	430b      	orrs	r3, r1
 8007b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b64:	e003      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b6a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b76:	f002 0320 	and.w	r3, r2, #32
 8007b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b84:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	d055      	beq.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b9a:	d033      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ba0:	d82c      	bhi.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ba6:	d02f      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bac:	d826      	bhi.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007bae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007bb2:	d02b      	beq.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007bb4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007bb8:	d820      	bhi.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007bba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bbe:	d012      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007bc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bc4:	d81a      	bhi.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d022      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007bca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bce:	d115      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd4:	3308      	adds	r3, #8
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f001 fcc5 	bl	8009568 <RCCEx_PLL2_Config>
 8007bde:	4603      	mov	r3, r0
 8007be0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007be4:	e015      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bea:	3328      	adds	r3, #40	@ 0x28
 8007bec:	2102      	movs	r1, #2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f001 fd6c 	bl	80096cc <RCCEx_PLL3_Config>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007bfa:	e00a      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c02:	e006      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c04:	bf00      	nop
 8007c06:	e004      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c08:	bf00      	nop
 8007c0a:	e002      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c0c:	bf00      	nop
 8007c0e:	e000      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10b      	bne.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c1a:	4b39      	ldr	r3, [pc, #228]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c2a:	4a35      	ldr	r2, [pc, #212]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c2c:	430b      	orrs	r3, r1
 8007c2e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c30:	e003      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c42:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007c46:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c50:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007c54:	460b      	mov	r3, r1
 8007c56:	4313      	orrs	r3, r2
 8007c58:	d058      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c62:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c66:	d033      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007c68:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c6c:	d82c      	bhi.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c72:	d02f      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007c74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c78:	d826      	bhi.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c7e:	d02b      	beq.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007c80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c84:	d820      	bhi.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c8a:	d012      	beq.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007c8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c90:	d81a      	bhi.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d022      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c9a:	d115      	bne.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca0:	3308      	adds	r3, #8
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f001 fc5f 	bl	8009568 <RCCEx_PLL2_Config>
 8007caa:	4603      	mov	r3, r0
 8007cac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007cb0:	e015      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007cb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb6:	3328      	adds	r3, #40	@ 0x28
 8007cb8:	2102      	movs	r1, #2
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f001 fd06 	bl	80096cc <RCCEx_PLL3_Config>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007cc6:	e00a      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007cce:	e006      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cd0:	bf00      	nop
 8007cd2:	e004      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cd4:	bf00      	nop
 8007cd6:	e002      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cd8:	bf00      	nop
 8007cda:	e000      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10e      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007ce6:	4b06      	ldr	r3, [pc, #24]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cf6:	4a02      	ldr	r2, [pc, #8]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007cf8:	430b      	orrs	r3, r1
 8007cfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cfc:	e006      	b.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007cfe:	bf00      	nop
 8007d00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d14:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007d18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d22:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007d26:	460b      	mov	r3, r1
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	d055      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d34:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d38:	d033      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007d3a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d3e:	d82c      	bhi.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d44:	d02f      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007d46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d4a:	d826      	bhi.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d4c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d50:	d02b      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007d52:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d56:	d820      	bhi.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d5c:	d012      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007d5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d62:	d81a      	bhi.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d022      	beq.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d6c:	d115      	bne.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d72:	3308      	adds	r3, #8
 8007d74:	2100      	movs	r1, #0
 8007d76:	4618      	mov	r0, r3
 8007d78:	f001 fbf6 	bl	8009568 <RCCEx_PLL2_Config>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d82:	e015      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d88:	3328      	adds	r3, #40	@ 0x28
 8007d8a:	2102      	movs	r1, #2
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f001 fc9d 	bl	80096cc <RCCEx_PLL3_Config>
 8007d92:	4603      	mov	r3, r0
 8007d94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d98:	e00a      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007da0:	e006      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007da2:	bf00      	nop
 8007da4:	e004      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007da6:	bf00      	nop
 8007da8:	e002      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007daa:	bf00      	nop
 8007dac:	e000      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007dae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007db0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d10b      	bne.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007db8:	4ba0      	ldr	r3, [pc, #640]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dbc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dc8:	4a9c      	ldr	r2, [pc, #624]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007dca:	430b      	orrs	r3, r1
 8007dcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dce:	e003      	b.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007dd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de0:	f002 0308 	and.w	r3, r2, #8
 8007de4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007de8:	2300      	movs	r3, #0
 8007dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007dee:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007df2:	460b      	mov	r3, r1
 8007df4:	4313      	orrs	r3, r2
 8007df6:	d01e      	beq.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e04:	d10c      	bne.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e0a:	3328      	adds	r3, #40	@ 0x28
 8007e0c:	2102      	movs	r1, #2
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f001 fc5c 	bl	80096cc <RCCEx_PLL3_Config>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d002      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007e20:	4b86      	ldr	r3, [pc, #536]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e24:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e30:	4a82      	ldr	r2, [pc, #520]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e32:	430b      	orrs	r3, r1
 8007e34:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3e:	f002 0310 	and.w	r3, r2, #16
 8007e42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e46:	2300      	movs	r3, #0
 8007e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e4c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007e50:	460b      	mov	r3, r1
 8007e52:	4313      	orrs	r3, r2
 8007e54:	d01e      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e62:	d10c      	bne.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e68:	3328      	adds	r3, #40	@ 0x28
 8007e6a:	2102      	movs	r1, #2
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f001 fc2d 	bl	80096cc <RCCEx_PLL3_Config>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d002      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e90:	430b      	orrs	r3, r1
 8007e92:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007ea0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ea6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007eaa:	460b      	mov	r3, r1
 8007eac:	4313      	orrs	r3, r2
 8007eae:	d03e      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007eb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ebc:	d022      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ec2:	d81b      	bhi.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ecc:	d00b      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007ece:	e015      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f001 fb45 	bl	8009568 <RCCEx_PLL2_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007ee4:	e00f      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eea:	3328      	adds	r3, #40	@ 0x28
 8007eec:	2102      	movs	r1, #2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f001 fbec 	bl	80096cc <RCCEx_PLL3_Config>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007efa:	e004      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f02:	e000      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10b      	bne.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f0e:	4b4b      	ldr	r3, [pc, #300]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f12:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f1e:	4a47      	ldr	r2, [pc, #284]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f20:	430b      	orrs	r3, r1
 8007f22:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f24:	e003      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007f3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f40:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007f44:	460b      	mov	r3, r1
 8007f46:	4313      	orrs	r3, r2
 8007f48:	d03b      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f56:	d01f      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007f58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f5c:	d818      	bhi.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f62:	d003      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007f64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f68:	d007      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007f6a:	e011      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f6c:	4b33      	ldr	r3, [pc, #204]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f70:	4a32      	ldr	r2, [pc, #200]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f78:	e00f      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f7e:	3328      	adds	r3, #40	@ 0x28
 8007f80:	2101      	movs	r1, #1
 8007f82:	4618      	mov	r0, r3
 8007f84:	f001 fba2 	bl	80096cc <RCCEx_PLL3_Config>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f8e:	e004      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f90:	2301      	movs	r3, #1
 8007f92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f96:	e000      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007f98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10b      	bne.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007fa2:	4b26      	ldr	r3, [pc, #152]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fb2:	4a22      	ldr	r2, [pc, #136]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fb4:	430b      	orrs	r3, r1
 8007fb6:	6553      	str	r3, [r2, #84]	@ 0x54
 8007fb8:	e003      	b.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fbe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007fce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fd4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007fd8:	460b      	mov	r3, r1
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	d034      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d003      	beq.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fec:	d007      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007fee:	e011      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ff0:	4b12      	ldr	r3, [pc, #72]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff4:	4a11      	ldr	r2, [pc, #68]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ff6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007ffc:	e00e      	b.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008002:	3308      	adds	r3, #8
 8008004:	2102      	movs	r1, #2
 8008006:	4618      	mov	r0, r3
 8008008:	f001 faae 	bl	8009568 <RCCEx_PLL2_Config>
 800800c:	4603      	mov	r3, r0
 800800e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008012:	e003      	b.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800801a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800801c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008020:	2b00      	cmp	r3, #0
 8008022:	d10d      	bne.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008024:	4b05      	ldr	r3, [pc, #20]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008028:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800802c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008032:	4a02      	ldr	r2, [pc, #8]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008034:	430b      	orrs	r3, r1
 8008036:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008038:	e006      	b.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800803a:	bf00      	nop
 800803c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008044:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800804c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008050:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008054:	663b      	str	r3, [r7, #96]	@ 0x60
 8008056:	2300      	movs	r3, #0
 8008058:	667b      	str	r3, [r7, #100]	@ 0x64
 800805a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800805e:	460b      	mov	r3, r1
 8008060:	4313      	orrs	r3, r2
 8008062:	d00c      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008068:	3328      	adds	r3, #40	@ 0x28
 800806a:	2102      	movs	r1, #2
 800806c:	4618      	mov	r0, r3
 800806e:	f001 fb2d 	bl	80096cc <RCCEx_PLL3_Config>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d002      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800807e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800808a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800808c:	2300      	movs	r3, #0
 800808e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008090:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008094:	460b      	mov	r3, r1
 8008096:	4313      	orrs	r3, r2
 8008098:	d036      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800809a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800809e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080a4:	d018      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80080a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080aa:	d811      	bhi.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80080ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080b0:	d014      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80080b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080b6:	d80b      	bhi.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d011      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80080bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080c0:	d106      	bne.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080c2:	4bb7      	ldr	r3, [pc, #732]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c6:	4ab6      	ldr	r2, [pc, #728]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80080ce:	e008      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080d6:	e004      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080d8:	bf00      	nop
 80080da:	e002      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080dc:	bf00      	nop
 80080de:	e000      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10a      	bne.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080ea:	4bad      	ldr	r3, [pc, #692]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080f8:	4aa9      	ldr	r2, [pc, #676]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080fa:	430b      	orrs	r3, r1
 80080fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80080fe:	e003      	b.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008100:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008104:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008114:	653b      	str	r3, [r7, #80]	@ 0x50
 8008116:	2300      	movs	r3, #0
 8008118:	657b      	str	r3, [r7, #84]	@ 0x54
 800811a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800811e:	460b      	mov	r3, r1
 8008120:	4313      	orrs	r3, r2
 8008122:	d009      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008124:	4b9e      	ldr	r3, [pc, #632]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008126:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008128:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800812c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008132:	4a9b      	ldr	r2, [pc, #620]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008134:	430b      	orrs	r3, r1
 8008136:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008144:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008146:	2300      	movs	r3, #0
 8008148:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800814a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800814e:	460b      	mov	r3, r1
 8008150:	4313      	orrs	r3, r2
 8008152:	d009      	beq.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008154:	4b92      	ldr	r3, [pc, #584]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008158:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800815c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008160:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008162:	4a8f      	ldr	r2, [pc, #572]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008164:	430b      	orrs	r3, r1
 8008166:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008168:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800816c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008170:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008174:	643b      	str	r3, [r7, #64]	@ 0x40
 8008176:	2300      	movs	r3, #0
 8008178:	647b      	str	r3, [r7, #68]	@ 0x44
 800817a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800817e:	460b      	mov	r3, r1
 8008180:	4313      	orrs	r3, r2
 8008182:	d00e      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008184:	4b86      	ldr	r3, [pc, #536]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	4a85      	ldr	r2, [pc, #532]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800818a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800818e:	6113      	str	r3, [r2, #16]
 8008190:	4b83      	ldr	r3, [pc, #524]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008192:	6919      	ldr	r1, [r3, #16]
 8008194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008198:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800819c:	4a80      	ldr	r2, [pc, #512]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800819e:	430b      	orrs	r3, r1
 80081a0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80081a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081aa:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80081ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081b0:	2300      	movs	r3, #0
 80081b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081b4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80081b8:	460b      	mov	r3, r1
 80081ba:	4313      	orrs	r3, r2
 80081bc:	d009      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80081be:	4b78      	ldr	r3, [pc, #480]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80081c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081cc:	4a74      	ldr	r2, [pc, #464]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081ce:	430b      	orrs	r3, r1
 80081d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081da:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80081de:	633b      	str	r3, [r7, #48]	@ 0x30
 80081e0:	2300      	movs	r3, #0
 80081e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081e4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80081e8:	460b      	mov	r3, r1
 80081ea:	4313      	orrs	r3, r2
 80081ec:	d00a      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081ee:	4b6c      	ldr	r3, [pc, #432]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081f2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80081f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081fe:	4a68      	ldr	r2, [pc, #416]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008200:	430b      	orrs	r3, r1
 8008202:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820c:	2100      	movs	r1, #0
 800820e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008216:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800821a:	460b      	mov	r3, r1
 800821c:	4313      	orrs	r3, r2
 800821e:	d011      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008224:	3308      	adds	r3, #8
 8008226:	2100      	movs	r1, #0
 8008228:	4618      	mov	r0, r3
 800822a:	f001 f99d 	bl	8009568 <RCCEx_PLL2_Config>
 800822e:	4603      	mov	r3, r0
 8008230:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008234:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008238:	2b00      	cmp	r3, #0
 800823a:	d003      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800823c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008240:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	2100      	movs	r1, #0
 800824e:	6239      	str	r1, [r7, #32]
 8008250:	f003 0302 	and.w	r3, r3, #2
 8008254:	627b      	str	r3, [r7, #36]	@ 0x24
 8008256:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800825a:	460b      	mov	r3, r1
 800825c:	4313      	orrs	r3, r2
 800825e:	d011      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008264:	3308      	adds	r3, #8
 8008266:	2101      	movs	r1, #1
 8008268:	4618      	mov	r0, r3
 800826a:	f001 f97d 	bl	8009568 <RCCEx_PLL2_Config>
 800826e:	4603      	mov	r3, r0
 8008270:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800827c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008280:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828c:	2100      	movs	r1, #0
 800828e:	61b9      	str	r1, [r7, #24]
 8008290:	f003 0304 	and.w	r3, r3, #4
 8008294:	61fb      	str	r3, [r7, #28]
 8008296:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800829a:	460b      	mov	r3, r1
 800829c:	4313      	orrs	r3, r2
 800829e:	d011      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80082a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a4:	3308      	adds	r3, #8
 80082a6:	2102      	movs	r1, #2
 80082a8:	4618      	mov	r0, r3
 80082aa:	f001 f95d 	bl	8009568 <RCCEx_PLL2_Config>
 80082ae:	4603      	mov	r3, r0
 80082b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d003      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80082c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082cc:	2100      	movs	r1, #0
 80082ce:	6139      	str	r1, [r7, #16]
 80082d0:	f003 0308 	and.w	r3, r3, #8
 80082d4:	617b      	str	r3, [r7, #20]
 80082d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80082da:	460b      	mov	r3, r1
 80082dc:	4313      	orrs	r3, r2
 80082de:	d011      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e4:	3328      	adds	r3, #40	@ 0x28
 80082e6:	2100      	movs	r1, #0
 80082e8:	4618      	mov	r0, r3
 80082ea:	f001 f9ef 	bl	80096cc <RCCEx_PLL3_Config>
 80082ee:	4603      	mov	r3, r0
 80082f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80082f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d003      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008300:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	2100      	movs	r1, #0
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	f003 0310 	and.w	r3, r3, #16
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800831a:	460b      	mov	r3, r1
 800831c:	4313      	orrs	r3, r2
 800831e:	d011      	beq.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008324:	3328      	adds	r3, #40	@ 0x28
 8008326:	2101      	movs	r1, #1
 8008328:	4618      	mov	r0, r3
 800832a:	f001 f9cf 	bl	80096cc <RCCEx_PLL3_Config>
 800832e:	4603      	mov	r3, r0
 8008330:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008338:	2b00      	cmp	r3, #0
 800833a:	d003      	beq.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800833c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008340:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834c:	2100      	movs	r1, #0
 800834e:	6039      	str	r1, [r7, #0]
 8008350:	f003 0320 	and.w	r3, r3, #32
 8008354:	607b      	str	r3, [r7, #4]
 8008356:	e9d7 1200 	ldrd	r1, r2, [r7]
 800835a:	460b      	mov	r3, r1
 800835c:	4313      	orrs	r3, r2
 800835e:	d011      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008364:	3328      	adds	r3, #40	@ 0x28
 8008366:	2102      	movs	r1, #2
 8008368:	4618      	mov	r0, r3
 800836a:	f001 f9af 	bl	80096cc <RCCEx_PLL3_Config>
 800836e:	4603      	mov	r3, r0
 8008370:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008374:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008378:	2b00      	cmp	r3, #0
 800837a:	d003      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800837c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008380:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008384:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008388:	2b00      	cmp	r3, #0
 800838a:	d101      	bne.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	e000      	b.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008390:	2301      	movs	r3, #1
}
 8008392:	4618      	mov	r0, r3
 8008394:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008398:	46bd      	mov	sp, r7
 800839a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800839e:	bf00      	nop
 80083a0:	58024400 	.word	0x58024400

080083a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b090      	sub	sp, #64	@ 0x40
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80083ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083b2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80083b6:	430b      	orrs	r3, r1
 80083b8:	f040 8094 	bne.w	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80083bc:	4b9b      	ldr	r3, [pc, #620]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083c0:	f003 0307 	and.w	r3, r3, #7
 80083c4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80083c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c8:	2b04      	cmp	r3, #4
 80083ca:	f200 8087 	bhi.w	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80083ce:	a201      	add	r2, pc, #4	@ (adr r2, 80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80083d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d4:	080083e9 	.word	0x080083e9
 80083d8:	08008411 	.word	0x08008411
 80083dc:	08008439 	.word	0x08008439
 80083e0:	080084d5 	.word	0x080084d5
 80083e4:	08008461 	.word	0x08008461
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083e8:	4b90      	ldr	r3, [pc, #576]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083f4:	d108      	bne.n	8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083fa:	4618      	mov	r0, r3
 80083fc:	f000 ff62 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008404:	f000 bc93 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008408:	2300      	movs	r3, #0
 800840a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800840c:	f000 bc8f 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008410:	4b86      	ldr	r3, [pc, #536]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008418:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800841c:	d108      	bne.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800841e:	f107 0318 	add.w	r3, r7, #24
 8008422:	4618      	mov	r0, r3
 8008424:	f000 fca6 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800842c:	f000 bc7f 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008430:	2300      	movs	r3, #0
 8008432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008434:	f000 bc7b 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008438:	4b7c      	ldr	r3, [pc, #496]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008444:	d108      	bne.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008446:	f107 030c 	add.w	r3, r7, #12
 800844a:	4618      	mov	r0, r3
 800844c:	f000 fde6 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008454:	f000 bc6b 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800845c:	f000 bc67 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008460:	4b72      	ldr	r3, [pc, #456]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008464:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008468:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800846a:	4b70      	ldr	r3, [pc, #448]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f003 0304 	and.w	r3, r3, #4
 8008472:	2b04      	cmp	r3, #4
 8008474:	d10c      	bne.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008478:	2b00      	cmp	r3, #0
 800847a:	d109      	bne.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800847c:	4b6b      	ldr	r3, [pc, #428]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	08db      	lsrs	r3, r3, #3
 8008482:	f003 0303 	and.w	r3, r3, #3
 8008486:	4a6a      	ldr	r2, [pc, #424]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008488:	fa22 f303 	lsr.w	r3, r2, r3
 800848c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800848e:	e01f      	b.n	80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008490:	4b66      	ldr	r3, [pc, #408]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800849c:	d106      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800849e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084a4:	d102      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80084a6:	4b63      	ldr	r3, [pc, #396]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80084a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084aa:	e011      	b.n	80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084ac:	4b5f      	ldr	r3, [pc, #380]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b8:	d106      	bne.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80084ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c0:	d102      	bne.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084c2:	4b5d      	ldr	r3, [pc, #372]	@ (8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084c6:	e003      	b.n	80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084c8:	2300      	movs	r3, #0
 80084ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80084cc:	f000 bc2f 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80084d0:	f000 bc2d 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80084d4:	4b59      	ldr	r3, [pc, #356]	@ (800863c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d8:	f000 bc29 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80084dc:	2300      	movs	r3, #0
 80084de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e0:	f000 bc25 	b.w	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80084e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084e8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80084ec:	430b      	orrs	r3, r1
 80084ee:	f040 80a7 	bne.w	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80084f2:	4b4e      	ldr	r3, [pc, #312]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80084fa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008502:	d054      	beq.n	80085ae <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800850a:	f200 808b 	bhi.w	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800850e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008510:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008514:	f000 8083 	beq.w	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800851e:	f200 8081 	bhi.w	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008528:	d02f      	beq.n	800858a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800852a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008530:	d878      	bhi.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	2b00      	cmp	r3, #0
 8008536:	d004      	beq.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800853e:	d012      	beq.n	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008540:	e070      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008542:	4b3a      	ldr	r3, [pc, #232]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800854a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800854e:	d107      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008550:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008554:	4618      	mov	r0, r3
 8008556:	f000 feb5 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800855a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800855c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800855e:	e3e6      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008560:	2300      	movs	r3, #0
 8008562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008564:	e3e3      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008566:	4b31      	ldr	r3, [pc, #196]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800856e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008572:	d107      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008574:	f107 0318 	add.w	r3, r7, #24
 8008578:	4618      	mov	r0, r3
 800857a:	f000 fbfb 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008582:	e3d4      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008584:	2300      	movs	r3, #0
 8008586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008588:	e3d1      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800858a:	4b28      	ldr	r3, [pc, #160]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008596:	d107      	bne.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008598:	f107 030c 	add.w	r3, r7, #12
 800859c:	4618      	mov	r0, r3
 800859e:	f000 fd3d 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085a6:	e3c2      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085a8:	2300      	movs	r3, #0
 80085aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ac:	e3bf      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085ae:	4b1f      	ldr	r3, [pc, #124]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085b8:	4b1c      	ldr	r3, [pc, #112]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0304 	and.w	r3, r3, #4
 80085c0:	2b04      	cmp	r3, #4
 80085c2:	d10c      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80085c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d109      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085ca:	4b18      	ldr	r3, [pc, #96]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	08db      	lsrs	r3, r3, #3
 80085d0:	f003 0303 	and.w	r3, r3, #3
 80085d4:	4a16      	ldr	r2, [pc, #88]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80085d6:	fa22 f303 	lsr.w	r3, r2, r3
 80085da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085dc:	e01e      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085de:	4b13      	ldr	r3, [pc, #76]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ea:	d106      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80085ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085f2:	d102      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80085f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085f8:	e010      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085fa:	4b0c      	ldr	r3, [pc, #48]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008602:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008606:	d106      	bne.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800860a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800860e:	d102      	bne.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008610:	4b09      	ldr	r3, [pc, #36]	@ (8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008614:	e002      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800861a:	e388      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800861c:	e387      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800861e:	4b07      	ldr	r3, [pc, #28]	@ (800863c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008622:	e384      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008624:	2300      	movs	r3, #0
 8008626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008628:	e381      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800862a:	bf00      	nop
 800862c:	58024400 	.word	0x58024400
 8008630:	03d09000 	.word	0x03d09000
 8008634:	003d0900 	.word	0x003d0900
 8008638:	00f42400 	.word	0x00f42400
 800863c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008644:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008648:	430b      	orrs	r3, r1
 800864a:	f040 809c 	bne.w	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800864e:	4b9e      	ldr	r3, [pc, #632]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008652:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008656:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800865e:	d054      	beq.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008662:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008666:	f200 808b 	bhi.w	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800866a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008670:	f000 8083 	beq.w	800877a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008676:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800867a:	f200 8081 	bhi.w	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800867e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008680:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008684:	d02f      	beq.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008688:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800868c:	d878      	bhi.n	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008690:	2b00      	cmp	r3, #0
 8008692:	d004      	beq.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800869a:	d012      	beq.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800869c:	e070      	b.n	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800869e:	4b8a      	ldr	r3, [pc, #552]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086aa:	d107      	bne.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086b0:	4618      	mov	r0, r3
 80086b2:	f000 fe07 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086ba:	e338      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086bc:	2300      	movs	r3, #0
 80086be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086c0:	e335      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086c2:	4b81      	ldr	r3, [pc, #516]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ce:	d107      	bne.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086d0:	f107 0318 	add.w	r3, r7, #24
 80086d4:	4618      	mov	r0, r3
 80086d6:	f000 fb4d 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086de:	e326      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086e0:	2300      	movs	r3, #0
 80086e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086e4:	e323      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086e6:	4b78      	ldr	r3, [pc, #480]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086f2:	d107      	bne.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086f4:	f107 030c 	add.w	r3, r7, #12
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 fc8f 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008702:	e314      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008704:	2300      	movs	r3, #0
 8008706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008708:	e311      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800870a:	4b6f      	ldr	r3, [pc, #444]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800870c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800870e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008712:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008714:	4b6c      	ldr	r3, [pc, #432]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 0304 	and.w	r3, r3, #4
 800871c:	2b04      	cmp	r3, #4
 800871e:	d10c      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008722:	2b00      	cmp	r3, #0
 8008724:	d109      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008726:	4b68      	ldr	r3, [pc, #416]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	08db      	lsrs	r3, r3, #3
 800872c:	f003 0303 	and.w	r3, r3, #3
 8008730:	4a66      	ldr	r2, [pc, #408]	@ (80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008732:	fa22 f303 	lsr.w	r3, r2, r3
 8008736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008738:	e01e      	b.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800873a:	4b63      	ldr	r3, [pc, #396]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008742:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008746:	d106      	bne.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800874a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800874e:	d102      	bne.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008750:	4b5f      	ldr	r3, [pc, #380]	@ (80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008754:	e010      	b.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008756:	4b5c      	ldr	r3, [pc, #368]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800875e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008762:	d106      	bne.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008766:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800876a:	d102      	bne.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800876c:	4b59      	ldr	r3, [pc, #356]	@ (80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800876e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008770:	e002      	b.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008772:	2300      	movs	r3, #0
 8008774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008776:	e2da      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008778:	e2d9      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800877a:	4b57      	ldr	r3, [pc, #348]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800877c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800877e:	e2d6      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008780:	2300      	movs	r3, #0
 8008782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008784:	e2d3      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008786:	e9d7 2300 	ldrd	r2, r3, [r7]
 800878a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800878e:	430b      	orrs	r3, r1
 8008790:	f040 80a7 	bne.w	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008794:	4b4c      	ldr	r3, [pc, #304]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008798:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800879c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800879e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087a4:	d055      	beq.n	8008852 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80087a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087ac:	f200 8096 	bhi.w	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087b6:	f000 8084 	beq.w	80088c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80087ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087c0:	f200 808c 	bhi.w	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087ca:	d030      	beq.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80087cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087d2:	f200 8083 	bhi.w	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d004      	beq.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80087dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087e2:	d012      	beq.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80087e4:	e07a      	b.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087e6:	4b38      	ldr	r3, [pc, #224]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087f2:	d107      	bne.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087f8:	4618      	mov	r0, r3
 80087fa:	f000 fd63 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008802:	e294      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008808:	e291      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800880a:	4b2f      	ldr	r3, [pc, #188]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008812:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008816:	d107      	bne.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008818:	f107 0318 	add.w	r3, r7, #24
 800881c:	4618      	mov	r0, r3
 800881e:	f000 faa9 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008826:	e282      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008828:	2300      	movs	r3, #0
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800882c:	e27f      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800882e:	4b26      	ldr	r3, [pc, #152]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008836:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800883a:	d107      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800883c:	f107 030c 	add.w	r3, r7, #12
 8008840:	4618      	mov	r0, r3
 8008842:	f000 fbeb 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800884a:	e270      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800884c:	2300      	movs	r3, #0
 800884e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008850:	e26d      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008852:	4b1d      	ldr	r3, [pc, #116]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008856:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800885a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800885c:	4b1a      	ldr	r3, [pc, #104]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 0304 	and.w	r3, r3, #4
 8008864:	2b04      	cmp	r3, #4
 8008866:	d10c      	bne.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800886a:	2b00      	cmp	r3, #0
 800886c:	d109      	bne.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800886e:	4b16      	ldr	r3, [pc, #88]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	08db      	lsrs	r3, r3, #3
 8008874:	f003 0303 	and.w	r3, r3, #3
 8008878:	4a14      	ldr	r2, [pc, #80]	@ (80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800887a:	fa22 f303 	lsr.w	r3, r2, r3
 800887e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008880:	e01e      	b.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008882:	4b11      	ldr	r3, [pc, #68]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800888a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800888e:	d106      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008892:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008896:	d102      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008898:	4b0d      	ldr	r3, [pc, #52]	@ (80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800889a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800889c:	e010      	b.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800889e:	4b0a      	ldr	r3, [pc, #40]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088aa:	d106      	bne.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80088ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088b2:	d102      	bne.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80088b4:	4b07      	ldr	r3, [pc, #28]	@ (80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088b8:	e002      	b.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088ba:	2300      	movs	r3, #0
 80088bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80088be:	e236      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80088c0:	e235      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80088c2:	4b05      	ldr	r3, [pc, #20]	@ (80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80088c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088c6:	e232      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80088c8:	58024400 	.word	0x58024400
 80088cc:	03d09000 	.word	0x03d09000
 80088d0:	003d0900 	.word	0x003d0900
 80088d4:	00f42400 	.word	0x00f42400
 80088d8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80088dc:	2300      	movs	r3, #0
 80088de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088e0:	e225      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80088e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088e6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80088ea:	430b      	orrs	r3, r1
 80088ec:	f040 8085 	bne.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80088f0:	4b9c      	ldr	r3, [pc, #624]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80088f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80088f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008900:	d06b      	beq.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008904:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008908:	d874      	bhi.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800890a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008910:	d056      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008918:	d86c      	bhi.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800891a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008920:	d03b      	beq.n	800899a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008924:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008928:	d864      	bhi.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800892a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008930:	d021      	beq.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008934:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008938:	d85c      	bhi.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800893a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893c:	2b00      	cmp	r3, #0
 800893e:	d004      	beq.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008946:	d004      	beq.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008948:	e054      	b.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800894a:	f7fe fb75 	bl	8007038 <HAL_RCC_GetPCLK1Freq>
 800894e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008950:	e1ed      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008952:	4b84      	ldr	r3, [pc, #528]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800895a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800895e:	d107      	bne.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008960:	f107 0318 	add.w	r3, r7, #24
 8008964:	4618      	mov	r0, r3
 8008966:	f000 fa05 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800896e:	e1de      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008974:	e1db      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008976:	4b7b      	ldr	r3, [pc, #492]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800897e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008982:	d107      	bne.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008984:	f107 030c 	add.w	r3, r7, #12
 8008988:	4618      	mov	r0, r3
 800898a:	f000 fb47 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008992:	e1cc      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008994:	2300      	movs	r3, #0
 8008996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008998:	e1c9      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800899a:	4b72      	ldr	r3, [pc, #456]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0304 	and.w	r3, r3, #4
 80089a2:	2b04      	cmp	r3, #4
 80089a4:	d109      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089a6:	4b6f      	ldr	r3, [pc, #444]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	08db      	lsrs	r3, r3, #3
 80089ac:	f003 0303 	and.w	r3, r3, #3
 80089b0:	4a6d      	ldr	r2, [pc, #436]	@ (8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80089b2:	fa22 f303 	lsr.w	r3, r2, r3
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089b8:	e1b9      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089ba:	2300      	movs	r3, #0
 80089bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089be:	e1b6      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80089c0:	4b68      	ldr	r3, [pc, #416]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089cc:	d102      	bne.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 80089ce:	4b67      	ldr	r3, [pc, #412]	@ (8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80089d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089d2:	e1ac      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089d4:	2300      	movs	r3, #0
 80089d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089d8:	e1a9      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80089da:	4b62      	ldr	r3, [pc, #392]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089e6:	d102      	bne.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80089e8:	4b61      	ldr	r3, [pc, #388]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80089ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089ec:	e19f      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089ee:	2300      	movs	r3, #0
 80089f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f2:	e19c      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80089f4:	2300      	movs	r3, #0
 80089f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f8:	e199      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80089fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089fe:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008a02:	430b      	orrs	r3, r1
 8008a04:	d173      	bne.n	8008aee <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008a06:	4b57      	ldr	r3, [pc, #348]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a0e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a16:	d02f      	beq.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a1e:	d863      	bhi.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d004      	beq.n	8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a2c:	d012      	beq.n	8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008a2e:	e05b      	b.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a30:	4b4c      	ldr	r3, [pc, #304]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a3c:	d107      	bne.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a3e:	f107 0318 	add.w	r3, r7, #24
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 f996 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a4c:	e16f      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a52:	e16c      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a54:	4b43      	ldr	r3, [pc, #268]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a60:	d107      	bne.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a62:	f107 030c 	add.w	r3, r7, #12
 8008a66:	4618      	mov	r0, r3
 8008a68:	f000 fad8 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a70:	e15d      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a76:	e15a      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a78:	4b3a      	ldr	r3, [pc, #232]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a80:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a82:	4b38      	ldr	r3, [pc, #224]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f003 0304 	and.w	r3, r3, #4
 8008a8a:	2b04      	cmp	r3, #4
 8008a8c:	d10c      	bne.n	8008aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d109      	bne.n	8008aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a94:	4b33      	ldr	r3, [pc, #204]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	08db      	lsrs	r3, r3, #3
 8008a9a:	f003 0303 	and.w	r3, r3, #3
 8008a9e:	4a32      	ldr	r2, [pc, #200]	@ (8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8008aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008aa6:	e01e      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008aa8:	4b2e      	ldr	r3, [pc, #184]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ab4:	d106      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008abc:	d102      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008abe:	4b2b      	ldr	r3, [pc, #172]	@ (8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ac2:	e010      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ac4:	4b27      	ldr	r3, [pc, #156]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ad0:	d106      	bne.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad8:	d102      	bne.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ada:	4b25      	ldr	r3, [pc, #148]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ade:	e002      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008ae4:	e123      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008ae6:	e122      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aec:	e11f      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008aee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008af2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008af6:	430b      	orrs	r3, r1
 8008af8:	d13c      	bne.n	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008afa:	4b1a      	ldr	r3, [pc, #104]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b02:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d004      	beq.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b10:	d012      	beq.n	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008b12:	e023      	b.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b14:	4b13      	ldr	r3, [pc, #76]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b20:	d107      	bne.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b26:	4618      	mov	r0, r3
 8008b28:	f000 fbcc 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b30:	e0fd      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b36:	e0fa      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b38:	4b0a      	ldr	r3, [pc, #40]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b44:	d107      	bne.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b46:	f107 0318 	add.w	r3, r7, #24
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 f912 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008b50:	6a3b      	ldr	r3, [r7, #32]
 8008b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b54:	e0eb      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b56:	2300      	movs	r3, #0
 8008b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b5a:	e0e8      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b60:	e0e5      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008b62:	bf00      	nop
 8008b64:	58024400 	.word	0x58024400
 8008b68:	03d09000 	.word	0x03d09000
 8008b6c:	003d0900 	.word	0x003d0900
 8008b70:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008b74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b78:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008b7c:	430b      	orrs	r3, r1
 8008b7e:	f040 8085 	bne.w	8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008b82:	4b6d      	ldr	r3, [pc, #436]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b86:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008b8a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b92:	d06b      	beq.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b9a:	d874      	bhi.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ba2:	d056      	beq.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008baa:	d86c      	bhi.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008bb2:	d03b      	beq.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008bba:	d864      	bhi.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bc2:	d021      	beq.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bca:	d85c      	bhi.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d004      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bd8:	d004      	beq.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008bda:	e054      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008bdc:	f000 f8b4 	bl	8008d48 <HAL_RCCEx_GetD3PCLK1Freq>
 8008be0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008be2:	e0a4      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008be4:	4b54      	ldr	r3, [pc, #336]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bf0:	d107      	bne.n	8008c02 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bf2:	f107 0318 	add.w	r3, r7, #24
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 f8bc 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c00:	e095      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c02:	2300      	movs	r3, #0
 8008c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c06:	e092      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c08:	4b4b      	ldr	r3, [pc, #300]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c14:	d107      	bne.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c16:	f107 030c 	add.w	r3, r7, #12
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f000 f9fe 	bl	800901c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c24:	e083      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c2a:	e080      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c2c:	4b42      	ldr	r3, [pc, #264]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 0304 	and.w	r3, r3, #4
 8008c34:	2b04      	cmp	r3, #4
 8008c36:	d109      	bne.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c38:	4b3f      	ldr	r3, [pc, #252]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	08db      	lsrs	r3, r3, #3
 8008c3e:	f003 0303 	and.w	r3, r3, #3
 8008c42:	4a3e      	ldr	r2, [pc, #248]	@ (8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008c44:	fa22 f303 	lsr.w	r3, r2, r3
 8008c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c4a:	e070      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c50:	e06d      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008c52:	4b39      	ldr	r3, [pc, #228]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c5e:	d102      	bne.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008c60:	4b37      	ldr	r3, [pc, #220]	@ (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c64:	e063      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c6a:	e060      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008c6c:	4b32      	ldr	r3, [pc, #200]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c78:	d102      	bne.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008c7a:	4b32      	ldr	r3, [pc, #200]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c7e:	e056      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c84:	e053      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008c86:	2300      	movs	r3, #0
 8008c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c8a:	e050      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008c8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c90:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008c94:	430b      	orrs	r3, r1
 8008c96:	d148      	bne.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008c98:	4b27      	ldr	r3, [pc, #156]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ca0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ca8:	d02a      	beq.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cb0:	d838      	bhi.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d004      	beq.n	8008cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cbe:	d00d      	beq.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008cc0:	e030      	b.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cce:	d102      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cd4:	e02b      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cda:	e028      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008cdc:	4b16      	ldr	r3, [pc, #88]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ce4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ce8:	d107      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008cea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 fae8 	bl	80092c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cf8:	e019      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfe:	e016      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d00:	4b0d      	ldr	r3, [pc, #52]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d0c:	d107      	bne.n	8008d1e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d0e:	f107 0318 	add.w	r3, r7, #24
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f82e 	bl	8008d74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d18:	69fb      	ldr	r3, [r7, #28]
 8008d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d1c:	e007      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d22:	e004      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d28:	e001      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3740      	adds	r7, #64	@ 0x40
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	58024400 	.word	0x58024400
 8008d3c:	03d09000 	.word	0x03d09000
 8008d40:	003d0900 	.word	0x003d0900
 8008d44:	00f42400 	.word	0x00f42400

08008d48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008d4c:	f7fe f944 	bl	8006fd8 <HAL_RCC_GetHCLKFreq>
 8008d50:	4602      	mov	r2, r0
 8008d52:	4b06      	ldr	r3, [pc, #24]	@ (8008d6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	091b      	lsrs	r3, r3, #4
 8008d58:	f003 0307 	and.w	r3, r3, #7
 8008d5c:	4904      	ldr	r1, [pc, #16]	@ (8008d70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008d5e:	5ccb      	ldrb	r3, [r1, r3]
 8008d60:	f003 031f 	and.w	r3, r3, #31
 8008d64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	58024400 	.word	0x58024400
 8008d70:	0800a1ec 	.word	0x0800a1ec

08008d74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b089      	sub	sp, #36	@ 0x24
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d7c:	4ba1      	ldr	r3, [pc, #644]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d80:	f003 0303 	and.w	r3, r3, #3
 8008d84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008d86:	4b9f      	ldr	r3, [pc, #636]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d8a:	0b1b      	lsrs	r3, r3, #12
 8008d8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008d92:	4b9c      	ldr	r3, [pc, #624]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d96:	091b      	lsrs	r3, r3, #4
 8008d98:	f003 0301 	and.w	r3, r3, #1
 8008d9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008d9e:	4b99      	ldr	r3, [pc, #612]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da2:	08db      	lsrs	r3, r3, #3
 8008da4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	fb02 f303 	mul.w	r3, r2, r3
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f000 8111 	beq.w	8008fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008dc2:	69bb      	ldr	r3, [r7, #24]
 8008dc4:	2b02      	cmp	r3, #2
 8008dc6:	f000 8083 	beq.w	8008ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	2b02      	cmp	r3, #2
 8008dce:	f200 80a1 	bhi.w	8008f14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008dd2:	69bb      	ldr	r3, [r7, #24]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d003      	beq.n	8008de0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d056      	beq.n	8008e8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008dde:	e099      	b.n	8008f14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008de0:	4b88      	ldr	r3, [pc, #544]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 0320 	and.w	r3, r3, #32
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d02d      	beq.n	8008e48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008dec:	4b85      	ldr	r3, [pc, #532]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	08db      	lsrs	r3, r3, #3
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	4a84      	ldr	r2, [pc, #528]	@ (8009008 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008df8:	fa22 f303 	lsr.w	r3, r2, r3
 8008dfc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	ee07 3a90 	vmov	s15, r3
 8008e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	ee07 3a90 	vmov	s15, r3
 8008e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e16:	4b7b      	ldr	r3, [pc, #492]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008e46:	e087      	b.n	8008f58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	ee07 3a90 	vmov	s15, r3
 8008e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009010 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e8a:	e065      	b.n	8008f58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	ee07 3a90 	vmov	s15, r3
 8008e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e9e:	4b59      	ldr	r3, [pc, #356]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea6:	ee07 3a90 	vmov	s15, r3
 8008eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ece:	e043      	b.n	8008f58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	ee07 3a90 	vmov	s15, r3
 8008ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009018 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ee2:	4b48      	ldr	r3, [pc, #288]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eea:	ee07 3a90 	vmov	s15, r3
 8008eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ef6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f12:	e021      	b.n	8008f58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	ee07 3a90 	vmov	s15, r3
 8008f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009014 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f26:	4b37      	ldr	r3, [pc, #220]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f2e:	ee07 3a90 	vmov	s15, r3
 8008f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008f58:	4b2a      	ldr	r3, [pc, #168]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5c:	0a5b      	lsrs	r3, r3, #9
 8008f5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f62:	ee07 3a90 	vmov	s15, r3
 8008f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f72:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f7e:	ee17 2a90 	vmov	r2, s15
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008f86:	4b1f      	ldr	r3, [pc, #124]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f8a:	0c1b      	lsrs	r3, r3, #16
 8008f8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f90:	ee07 3a90 	vmov	s15, r3
 8008f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fac:	ee17 2a90 	vmov	r2, s15
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008fb4:	4b13      	ldr	r3, [pc, #76]	@ (8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb8:	0e1b      	lsrs	r3, r3, #24
 8008fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fbe:	ee07 3a90 	vmov	s15, r3
 8008fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fce:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fda:	ee17 2a90 	vmov	r2, s15
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	609a      	str	r2, [r3, #8]
}
 8008ff6:	bf00      	nop
 8008ff8:	3724      	adds	r7, #36	@ 0x24
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop
 8009004:	58024400 	.word	0x58024400
 8009008:	03d09000 	.word	0x03d09000
 800900c:	46000000 	.word	0x46000000
 8009010:	4c742400 	.word	0x4c742400
 8009014:	4a742400 	.word	0x4a742400
 8009018:	4b742400 	.word	0x4b742400

0800901c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800901c:	b480      	push	{r7}
 800901e:	b089      	sub	sp, #36	@ 0x24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009024:	4ba1      	ldr	r3, [pc, #644]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009028:	f003 0303 	and.w	r3, r3, #3
 800902c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800902e:	4b9f      	ldr	r3, [pc, #636]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009032:	0d1b      	lsrs	r3, r3, #20
 8009034:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009038:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800903a:	4b9c      	ldr	r3, [pc, #624]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800903c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800903e:	0a1b      	lsrs	r3, r3, #8
 8009040:	f003 0301 	and.w	r3, r3, #1
 8009044:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009046:	4b99      	ldr	r3, [pc, #612]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800904a:	08db      	lsrs	r3, r3, #3
 800904c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	fb02 f303 	mul.w	r3, r2, r3
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800905e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	2b00      	cmp	r3, #0
 8009066:	f000 8111 	beq.w	800928c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2b02      	cmp	r3, #2
 800906e:	f000 8083 	beq.w	8009178 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	2b02      	cmp	r3, #2
 8009076:	f200 80a1 	bhi.w	80091bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d003      	beq.n	8009088 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	2b01      	cmp	r3, #1
 8009084:	d056      	beq.n	8009134 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009086:	e099      	b.n	80091bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009088:	4b88      	ldr	r3, [pc, #544]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 0320 	and.w	r3, r3, #32
 8009090:	2b00      	cmp	r3, #0
 8009092:	d02d      	beq.n	80090f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009094:	4b85      	ldr	r3, [pc, #532]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	08db      	lsrs	r3, r3, #3
 800909a:	f003 0303 	and.w	r3, r3, #3
 800909e:	4a84      	ldr	r2, [pc, #528]	@ (80092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80090a0:	fa22 f303 	lsr.w	r3, r2, r3
 80090a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	ee07 3a90 	vmov	s15, r3
 80090ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	ee07 3a90 	vmov	s15, r3
 80090b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090be:	4b7b      	ldr	r3, [pc, #492]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090c6:	ee07 3a90 	vmov	s15, r3
 80090ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80090d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80090ee:	e087      	b.n	8009200 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	ee07 3a90 	vmov	s15, r3
 80090f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80092b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80090fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009102:	4b6a      	ldr	r3, [pc, #424]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910a:	ee07 3a90 	vmov	s15, r3
 800910e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009112:	ed97 6a03 	vldr	s12, [r7, #12]
 8009116:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800911a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800911e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800912a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800912e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009132:	e065      	b.n	8009200 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	ee07 3a90 	vmov	s15, r3
 800913a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800913e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009146:	4b59      	ldr	r3, [pc, #356]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800914a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800914e:	ee07 3a90 	vmov	s15, r3
 8009152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009156:	ed97 6a03 	vldr	s12, [r7, #12]
 800915a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800915e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800916a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800916e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009172:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009176:	e043      	b.n	8009200 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	ee07 3a90 	vmov	s15, r3
 800917e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009182:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80092c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800918a:	4b48      	ldr	r3, [pc, #288]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800918c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800918e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009192:	ee07 3a90 	vmov	s15, r3
 8009196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800919a:	ed97 6a03 	vldr	s12, [r7, #12]
 800919e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091ba:	e021      	b.n	8009200 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	ee07 3a90 	vmov	s15, r3
 80091c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80092bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091ce:	4b37      	ldr	r3, [pc, #220]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091d6:	ee07 3a90 	vmov	s15, r3
 80091da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091de:	ed97 6a03 	vldr	s12, [r7, #12]
 80091e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009200:	4b2a      	ldr	r3, [pc, #168]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009204:	0a5b      	lsrs	r3, r3, #9
 8009206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009212:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009216:	ee37 7a87 	vadd.f32	s14, s15, s14
 800921a:	edd7 6a07 	vldr	s13, [r7, #28]
 800921e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009226:	ee17 2a90 	vmov	r2, s15
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800922e:	4b1f      	ldr	r3, [pc, #124]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009232:	0c1b      	lsrs	r3, r3, #16
 8009234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009238:	ee07 3a90 	vmov	s15, r3
 800923c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009240:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009244:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009248:	edd7 6a07 	vldr	s13, [r7, #28]
 800924c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009250:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009254:	ee17 2a90 	vmov	r2, s15
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800925c:	4b13      	ldr	r3, [pc, #76]	@ (80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800925e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009260:	0e1b      	lsrs	r3, r3, #24
 8009262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009266:	ee07 3a90 	vmov	s15, r3
 800926a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800926e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009272:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009276:	edd7 6a07 	vldr	s13, [r7, #28]
 800927a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800927e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009282:	ee17 2a90 	vmov	r2, s15
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800928a:	e008      	b.n	800929e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	609a      	str	r2, [r3, #8]
}
 800929e:	bf00      	nop
 80092a0:	3724      	adds	r7, #36	@ 0x24
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	58024400 	.word	0x58024400
 80092b0:	03d09000 	.word	0x03d09000
 80092b4:	46000000 	.word	0x46000000
 80092b8:	4c742400 	.word	0x4c742400
 80092bc:	4a742400 	.word	0x4a742400
 80092c0:	4b742400 	.word	0x4b742400

080092c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b089      	sub	sp, #36	@ 0x24
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092cc:	4ba0      	ldr	r3, [pc, #640]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d0:	f003 0303 	and.w	r3, r3, #3
 80092d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80092d6:	4b9e      	ldr	r3, [pc, #632]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092da:	091b      	lsrs	r3, r3, #4
 80092dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80092e2:	4b9b      	ldr	r3, [pc, #620]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e6:	f003 0301 	and.w	r3, r3, #1
 80092ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80092ec:	4b98      	ldr	r3, [pc, #608]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092f0:	08db      	lsrs	r3, r3, #3
 80092f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092f6:	693a      	ldr	r2, [r7, #16]
 80092f8:	fb02 f303 	mul.w	r3, r2, r3
 80092fc:	ee07 3a90 	vmov	s15, r3
 8009300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009304:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	2b00      	cmp	r3, #0
 800930c:	f000 8111 	beq.w	8009532 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	2b02      	cmp	r3, #2
 8009314:	f000 8083 	beq.w	800941e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	2b02      	cmp	r3, #2
 800931c:	f200 80a1 	bhi.w	8009462 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	2b01      	cmp	r3, #1
 800932a:	d056      	beq.n	80093da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800932c:	e099      	b.n	8009462 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800932e:	4b88      	ldr	r3, [pc, #544]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f003 0320 	and.w	r3, r3, #32
 8009336:	2b00      	cmp	r3, #0
 8009338:	d02d      	beq.n	8009396 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800933a:	4b85      	ldr	r3, [pc, #532]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	08db      	lsrs	r3, r3, #3
 8009340:	f003 0303 	and.w	r3, r3, #3
 8009344:	4a83      	ldr	r2, [pc, #524]	@ (8009554 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009346:	fa22 f303 	lsr.w	r3, r2, r3
 800934a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	ee07 3a90 	vmov	s15, r3
 8009352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	ee07 3a90 	vmov	s15, r3
 800935c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009360:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009364:	4b7a      	ldr	r3, [pc, #488]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800936c:	ee07 3a90 	vmov	s15, r3
 8009370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009374:	ed97 6a03 	vldr	s12, [r7, #12]
 8009378:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800937c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009384:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800938c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009390:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009394:	e087      	b.n	80094a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	ee07 3a90 	vmov	s15, r3
 800939c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800955c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80093a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093a8:	4b69      	ldr	r3, [pc, #420]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b0:	ee07 3a90 	vmov	s15, r3
 80093b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80093bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093d8:	e065      	b.n	80094a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	ee07 3a90 	vmov	s15, r3
 80093e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009560 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80093e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093ec:	4b58      	ldr	r3, [pc, #352]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093f4:	ee07 3a90 	vmov	s15, r3
 80093f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8009400:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800940c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009418:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800941c:	e043      	b.n	80094a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	ee07 3a90 	vmov	s15, r3
 8009424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009428:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009564 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800942c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009430:	4b47      	ldr	r3, [pc, #284]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009438:	ee07 3a90 	vmov	s15, r3
 800943c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009440:	ed97 6a03 	vldr	s12, [r7, #12]
 8009444:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009448:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800944c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009450:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009454:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800945c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009460:	e021      	b.n	80094a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	ee07 3a90 	vmov	s15, r3
 8009468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800946c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800955c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009474:	4b36      	ldr	r3, [pc, #216]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800947c:	ee07 3a90 	vmov	s15, r3
 8009480:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009484:	ed97 6a03 	vldr	s12, [r7, #12]
 8009488:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800948c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009490:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009494:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009498:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800949c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094a4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80094a6:	4b2a      	ldr	r3, [pc, #168]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094aa:	0a5b      	lsrs	r3, r3, #9
 80094ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094b0:	ee07 3a90 	vmov	s15, r3
 80094b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80094c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094cc:	ee17 2a90 	vmov	r2, s15
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80094d4:	4b1e      	ldr	r3, [pc, #120]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d8:	0c1b      	lsrs	r3, r3, #16
 80094da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094de:	ee07 3a90 	vmov	s15, r3
 80094e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80094f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094fa:	ee17 2a90 	vmov	r2, s15
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009502:	4b13      	ldr	r3, [pc, #76]	@ (8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009506:	0e1b      	lsrs	r3, r3, #24
 8009508:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800950c:	ee07 3a90 	vmov	s15, r3
 8009510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009514:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009518:	ee37 7a87 	vadd.f32	s14, s15, s14
 800951c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009524:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009528:	ee17 2a90 	vmov	r2, s15
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009530:	e008      	b.n	8009544 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	609a      	str	r2, [r3, #8]
}
 8009544:	bf00      	nop
 8009546:	3724      	adds	r7, #36	@ 0x24
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr
 8009550:	58024400 	.word	0x58024400
 8009554:	03d09000 	.word	0x03d09000
 8009558:	46000000 	.word	0x46000000
 800955c:	4c742400 	.word	0x4c742400
 8009560:	4a742400 	.word	0x4a742400
 8009564:	4b742400 	.word	0x4b742400

08009568 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009576:	4b53      	ldr	r3, [pc, #332]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	f003 0303 	and.w	r3, r3, #3
 800957e:	2b03      	cmp	r3, #3
 8009580:	d101      	bne.n	8009586 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	e099      	b.n	80096ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009586:	4b4f      	ldr	r3, [pc, #316]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a4e      	ldr	r2, [pc, #312]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800958c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009590:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009592:	f7f7 fedb 	bl	800134c <HAL_GetTick>
 8009596:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009598:	e008      	b.n	80095ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800959a:	f7f7 fed7 	bl	800134c <HAL_GetTick>
 800959e:	4602      	mov	r2, r0
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	1ad3      	subs	r3, r2, r3
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d901      	bls.n	80095ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80095a8:	2303      	movs	r3, #3
 80095aa:	e086      	b.n	80096ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80095ac:	4b45      	ldr	r3, [pc, #276]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1f0      	bne.n	800959a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80095b8:	4b42      	ldr	r3, [pc, #264]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 80095ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	031b      	lsls	r3, r3, #12
 80095c6:	493f      	ldr	r1, [pc, #252]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 80095c8:	4313      	orrs	r3, r2
 80095ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	3b01      	subs	r3, #1
 80095d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	3b01      	subs	r3, #1
 80095dc:	025b      	lsls	r3, r3, #9
 80095de:	b29b      	uxth	r3, r3
 80095e0:	431a      	orrs	r2, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	3b01      	subs	r3, #1
 80095e8:	041b      	lsls	r3, r3, #16
 80095ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80095ee:	431a      	orrs	r2, r3
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	061b      	lsls	r3, r3, #24
 80095f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80095fc:	4931      	ldr	r1, [pc, #196]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 80095fe:	4313      	orrs	r3, r2
 8009600:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009602:	4b30      	ldr	r3, [pc, #192]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009606:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	695b      	ldr	r3, [r3, #20]
 800960e:	492d      	ldr	r1, [pc, #180]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009610:	4313      	orrs	r3, r2
 8009612:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009614:	4b2b      	ldr	r3, [pc, #172]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009618:	f023 0220 	bic.w	r2, r3, #32
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	699b      	ldr	r3, [r3, #24]
 8009620:	4928      	ldr	r1, [pc, #160]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009622:	4313      	orrs	r3, r2
 8009624:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009626:	4b27      	ldr	r3, [pc, #156]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800962a:	4a26      	ldr	r2, [pc, #152]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800962c:	f023 0310 	bic.w	r3, r3, #16
 8009630:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009632:	4b24      	ldr	r3, [pc, #144]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009634:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009636:	4b24      	ldr	r3, [pc, #144]	@ (80096c8 <RCCEx_PLL2_Config+0x160>)
 8009638:	4013      	ands	r3, r2
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	69d2      	ldr	r2, [r2, #28]
 800963e:	00d2      	lsls	r2, r2, #3
 8009640:	4920      	ldr	r1, [pc, #128]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009642:	4313      	orrs	r3, r2
 8009644:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009646:	4b1f      	ldr	r3, [pc, #124]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800964a:	4a1e      	ldr	r2, [pc, #120]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800964c:	f043 0310 	orr.w	r3, r3, #16
 8009650:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d106      	bne.n	8009666 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009658:	4b1a      	ldr	r3, [pc, #104]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800965a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800965c:	4a19      	ldr	r2, [pc, #100]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800965e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009662:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009664:	e00f      	b.n	8009686 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	2b01      	cmp	r3, #1
 800966a:	d106      	bne.n	800967a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800966c:	4b15      	ldr	r3, [pc, #84]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800966e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009670:	4a14      	ldr	r2, [pc, #80]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009676:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009678:	e005      	b.n	8009686 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800967a:	4b12      	ldr	r3, [pc, #72]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800967c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800967e:	4a11      	ldr	r2, [pc, #68]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009680:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009684:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009686:	4b0f      	ldr	r3, [pc, #60]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a0e      	ldr	r2, [pc, #56]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 800968c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009690:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009692:	f7f7 fe5b 	bl	800134c <HAL_GetTick>
 8009696:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009698:	e008      	b.n	80096ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800969a:	f7f7 fe57 	bl	800134c <HAL_GetTick>
 800969e:	4602      	mov	r2, r0
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	2b02      	cmp	r3, #2
 80096a6:	d901      	bls.n	80096ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e006      	b.n	80096ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80096ac:	4b05      	ldr	r3, [pc, #20]	@ (80096c4 <RCCEx_PLL2_Config+0x15c>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d0f0      	beq.n	800969a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	58024400 	.word	0x58024400
 80096c8:	ffff0007 	.word	0xffff0007

080096cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80096da:	4b53      	ldr	r3, [pc, #332]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80096dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096de:	f003 0303 	and.w	r3, r3, #3
 80096e2:	2b03      	cmp	r3, #3
 80096e4:	d101      	bne.n	80096ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e099      	b.n	800981e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80096ea:	4b4f      	ldr	r3, [pc, #316]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a4e      	ldr	r2, [pc, #312]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80096f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096f6:	f7f7 fe29 	bl	800134c <HAL_GetTick>
 80096fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096fc:	e008      	b.n	8009710 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096fe:	f7f7 fe25 	bl	800134c <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	1ad3      	subs	r3, r2, r3
 8009708:	2b02      	cmp	r3, #2
 800970a:	d901      	bls.n	8009710 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800970c:	2303      	movs	r3, #3
 800970e:	e086      	b.n	800981e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009710:	4b45      	ldr	r3, [pc, #276]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1f0      	bne.n	80096fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800971c:	4b42      	ldr	r3, [pc, #264]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 800971e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009720:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	051b      	lsls	r3, r3, #20
 800972a:	493f      	ldr	r1, [pc, #252]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 800972c:	4313      	orrs	r3, r2
 800972e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	3b01      	subs	r3, #1
 8009736:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	3b01      	subs	r3, #1
 8009740:	025b      	lsls	r3, r3, #9
 8009742:	b29b      	uxth	r3, r3
 8009744:	431a      	orrs	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	3b01      	subs	r3, #1
 800974c:	041b      	lsls	r3, r3, #16
 800974e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009752:	431a      	orrs	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	3b01      	subs	r3, #1
 800975a:	061b      	lsls	r3, r3, #24
 800975c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009760:	4931      	ldr	r1, [pc, #196]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009762:	4313      	orrs	r3, r2
 8009764:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009766:	4b30      	ldr	r3, [pc, #192]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800976a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	695b      	ldr	r3, [r3, #20]
 8009772:	492d      	ldr	r1, [pc, #180]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009774:	4313      	orrs	r3, r2
 8009776:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009778:	4b2b      	ldr	r3, [pc, #172]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 800977a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	4928      	ldr	r1, [pc, #160]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009786:	4313      	orrs	r3, r2
 8009788:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800978a:	4b27      	ldr	r3, [pc, #156]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 800978c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978e:	4a26      	ldr	r2, [pc, #152]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009794:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009796:	4b24      	ldr	r3, [pc, #144]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800979a:	4b24      	ldr	r3, [pc, #144]	@ (800982c <RCCEx_PLL3_Config+0x160>)
 800979c:	4013      	ands	r3, r2
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	69d2      	ldr	r2, [r2, #28]
 80097a2:	00d2      	lsls	r2, r2, #3
 80097a4:	4920      	ldr	r1, [pc, #128]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097a6:	4313      	orrs	r3, r2
 80097a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80097aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	4a1e      	ldr	r2, [pc, #120]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d106      	bne.n	80097ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80097bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c0:	4a19      	ldr	r2, [pc, #100]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80097c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097c8:	e00f      	b.n	80097ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d106      	bne.n	80097de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80097d0:	4b15      	ldr	r3, [pc, #84]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d4:	4a14      	ldr	r2, [pc, #80]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80097da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097dc:	e005      	b.n	80097ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80097de:	4b12      	ldr	r3, [pc, #72]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e2:	4a11      	ldr	r2, [pc, #68]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80097ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a0e      	ldr	r2, [pc, #56]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 80097f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097f6:	f7f7 fda9 	bl	800134c <HAL_GetTick>
 80097fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80097fc:	e008      	b.n	8009810 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097fe:	f7f7 fda5 	bl	800134c <HAL_GetTick>
 8009802:	4602      	mov	r2, r0
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	1ad3      	subs	r3, r2, r3
 8009808:	2b02      	cmp	r3, #2
 800980a:	d901      	bls.n	8009810 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800980c:	2303      	movs	r3, #3
 800980e:	e006      	b.n	800981e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009810:	4b05      	ldr	r3, [pc, #20]	@ (8009828 <RCCEx_PLL3_Config+0x15c>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009818:	2b00      	cmp	r3, #0
 800981a:	d0f0      	beq.n	80097fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800981c:	7bfb      	ldrb	r3, [r7, #15]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3710      	adds	r7, #16
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	58024400 	.word	0x58024400
 800982c:	ffff0007 	.word	0xffff0007

08009830 <siprintf>:
 8009830:	b40e      	push	{r1, r2, r3}
 8009832:	b510      	push	{r4, lr}
 8009834:	b09d      	sub	sp, #116	@ 0x74
 8009836:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009838:	9002      	str	r0, [sp, #8]
 800983a:	9006      	str	r0, [sp, #24]
 800983c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009840:	480a      	ldr	r0, [pc, #40]	@ (800986c <siprintf+0x3c>)
 8009842:	9107      	str	r1, [sp, #28]
 8009844:	9104      	str	r1, [sp, #16]
 8009846:	490a      	ldr	r1, [pc, #40]	@ (8009870 <siprintf+0x40>)
 8009848:	f853 2b04 	ldr.w	r2, [r3], #4
 800984c:	9105      	str	r1, [sp, #20]
 800984e:	2400      	movs	r4, #0
 8009850:	a902      	add	r1, sp, #8
 8009852:	6800      	ldr	r0, [r0, #0]
 8009854:	9301      	str	r3, [sp, #4]
 8009856:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009858:	f000 f8aa 	bl	80099b0 <_svfiprintf_r>
 800985c:	9b02      	ldr	r3, [sp, #8]
 800985e:	701c      	strb	r4, [r3, #0]
 8009860:	b01d      	add	sp, #116	@ 0x74
 8009862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009866:	b003      	add	sp, #12
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	24000010 	.word	0x24000010
 8009870:	ffff0208 	.word	0xffff0208

08009874 <memset>:
 8009874:	4402      	add	r2, r0
 8009876:	4603      	mov	r3, r0
 8009878:	4293      	cmp	r3, r2
 800987a:	d100      	bne.n	800987e <memset+0xa>
 800987c:	4770      	bx	lr
 800987e:	f803 1b01 	strb.w	r1, [r3], #1
 8009882:	e7f9      	b.n	8009878 <memset+0x4>

08009884 <__errno>:
 8009884:	4b01      	ldr	r3, [pc, #4]	@ (800988c <__errno+0x8>)
 8009886:	6818      	ldr	r0, [r3, #0]
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	24000010 	.word	0x24000010

08009890 <__libc_init_array>:
 8009890:	b570      	push	{r4, r5, r6, lr}
 8009892:	4d0d      	ldr	r5, [pc, #52]	@ (80098c8 <__libc_init_array+0x38>)
 8009894:	4c0d      	ldr	r4, [pc, #52]	@ (80098cc <__libc_init_array+0x3c>)
 8009896:	1b64      	subs	r4, r4, r5
 8009898:	10a4      	asrs	r4, r4, #2
 800989a:	2600      	movs	r6, #0
 800989c:	42a6      	cmp	r6, r4
 800989e:	d109      	bne.n	80098b4 <__libc_init_array+0x24>
 80098a0:	4d0b      	ldr	r5, [pc, #44]	@ (80098d0 <__libc_init_array+0x40>)
 80098a2:	4c0c      	ldr	r4, [pc, #48]	@ (80098d4 <__libc_init_array+0x44>)
 80098a4:	f000 fc64 	bl	800a170 <_init>
 80098a8:	1b64      	subs	r4, r4, r5
 80098aa:	10a4      	asrs	r4, r4, #2
 80098ac:	2600      	movs	r6, #0
 80098ae:	42a6      	cmp	r6, r4
 80098b0:	d105      	bne.n	80098be <__libc_init_array+0x2e>
 80098b2:	bd70      	pop	{r4, r5, r6, pc}
 80098b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80098b8:	4798      	blx	r3
 80098ba:	3601      	adds	r6, #1
 80098bc:	e7ee      	b.n	800989c <__libc_init_array+0xc>
 80098be:	f855 3b04 	ldr.w	r3, [r5], #4
 80098c2:	4798      	blx	r3
 80098c4:	3601      	adds	r6, #1
 80098c6:	e7f2      	b.n	80098ae <__libc_init_array+0x1e>
 80098c8:	0800a250 	.word	0x0800a250
 80098cc:	0800a250 	.word	0x0800a250
 80098d0:	0800a250 	.word	0x0800a250
 80098d4:	0800a254 	.word	0x0800a254

080098d8 <__retarget_lock_acquire_recursive>:
 80098d8:	4770      	bx	lr

080098da <__retarget_lock_release_recursive>:
 80098da:	4770      	bx	lr

080098dc <memcpy>:
 80098dc:	440a      	add	r2, r1
 80098de:	4291      	cmp	r1, r2
 80098e0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80098e4:	d100      	bne.n	80098e8 <memcpy+0xc>
 80098e6:	4770      	bx	lr
 80098e8:	b510      	push	{r4, lr}
 80098ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098f2:	4291      	cmp	r1, r2
 80098f4:	d1f9      	bne.n	80098ea <memcpy+0xe>
 80098f6:	bd10      	pop	{r4, pc}

080098f8 <__ssputs_r>:
 80098f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098fc:	688e      	ldr	r6, [r1, #8]
 80098fe:	461f      	mov	r7, r3
 8009900:	42be      	cmp	r6, r7
 8009902:	680b      	ldr	r3, [r1, #0]
 8009904:	4682      	mov	sl, r0
 8009906:	460c      	mov	r4, r1
 8009908:	4690      	mov	r8, r2
 800990a:	d82d      	bhi.n	8009968 <__ssputs_r+0x70>
 800990c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009910:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009914:	d026      	beq.n	8009964 <__ssputs_r+0x6c>
 8009916:	6965      	ldr	r5, [r4, #20]
 8009918:	6909      	ldr	r1, [r1, #16]
 800991a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800991e:	eba3 0901 	sub.w	r9, r3, r1
 8009922:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009926:	1c7b      	adds	r3, r7, #1
 8009928:	444b      	add	r3, r9
 800992a:	106d      	asrs	r5, r5, #1
 800992c:	429d      	cmp	r5, r3
 800992e:	bf38      	it	cc
 8009930:	461d      	movcc	r5, r3
 8009932:	0553      	lsls	r3, r2, #21
 8009934:	d527      	bpl.n	8009986 <__ssputs_r+0x8e>
 8009936:	4629      	mov	r1, r5
 8009938:	f000 f958 	bl	8009bec <_malloc_r>
 800993c:	4606      	mov	r6, r0
 800993e:	b360      	cbz	r0, 800999a <__ssputs_r+0xa2>
 8009940:	6921      	ldr	r1, [r4, #16]
 8009942:	464a      	mov	r2, r9
 8009944:	f7ff ffca 	bl	80098dc <memcpy>
 8009948:	89a3      	ldrh	r3, [r4, #12]
 800994a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800994e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009952:	81a3      	strh	r3, [r4, #12]
 8009954:	6126      	str	r6, [r4, #16]
 8009956:	6165      	str	r5, [r4, #20]
 8009958:	444e      	add	r6, r9
 800995a:	eba5 0509 	sub.w	r5, r5, r9
 800995e:	6026      	str	r6, [r4, #0]
 8009960:	60a5      	str	r5, [r4, #8]
 8009962:	463e      	mov	r6, r7
 8009964:	42be      	cmp	r6, r7
 8009966:	d900      	bls.n	800996a <__ssputs_r+0x72>
 8009968:	463e      	mov	r6, r7
 800996a:	6820      	ldr	r0, [r4, #0]
 800996c:	4632      	mov	r2, r6
 800996e:	4641      	mov	r1, r8
 8009970:	f000 fb82 	bl	800a078 <memmove>
 8009974:	68a3      	ldr	r3, [r4, #8]
 8009976:	1b9b      	subs	r3, r3, r6
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	4433      	add	r3, r6
 800997e:	6023      	str	r3, [r4, #0]
 8009980:	2000      	movs	r0, #0
 8009982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009986:	462a      	mov	r2, r5
 8009988:	f000 fb48 	bl	800a01c <_realloc_r>
 800998c:	4606      	mov	r6, r0
 800998e:	2800      	cmp	r0, #0
 8009990:	d1e0      	bne.n	8009954 <__ssputs_r+0x5c>
 8009992:	6921      	ldr	r1, [r4, #16]
 8009994:	4650      	mov	r0, sl
 8009996:	f000 fb99 	bl	800a0cc <_free_r>
 800999a:	230c      	movs	r3, #12
 800999c:	f8ca 3000 	str.w	r3, [sl]
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099a6:	81a3      	strh	r3, [r4, #12]
 80099a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099ac:	e7e9      	b.n	8009982 <__ssputs_r+0x8a>
	...

080099b0 <_svfiprintf_r>:
 80099b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b4:	4698      	mov	r8, r3
 80099b6:	898b      	ldrh	r3, [r1, #12]
 80099b8:	061b      	lsls	r3, r3, #24
 80099ba:	b09d      	sub	sp, #116	@ 0x74
 80099bc:	4607      	mov	r7, r0
 80099be:	460d      	mov	r5, r1
 80099c0:	4614      	mov	r4, r2
 80099c2:	d510      	bpl.n	80099e6 <_svfiprintf_r+0x36>
 80099c4:	690b      	ldr	r3, [r1, #16]
 80099c6:	b973      	cbnz	r3, 80099e6 <_svfiprintf_r+0x36>
 80099c8:	2140      	movs	r1, #64	@ 0x40
 80099ca:	f000 f90f 	bl	8009bec <_malloc_r>
 80099ce:	6028      	str	r0, [r5, #0]
 80099d0:	6128      	str	r0, [r5, #16]
 80099d2:	b930      	cbnz	r0, 80099e2 <_svfiprintf_r+0x32>
 80099d4:	230c      	movs	r3, #12
 80099d6:	603b      	str	r3, [r7, #0]
 80099d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099dc:	b01d      	add	sp, #116	@ 0x74
 80099de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e2:	2340      	movs	r3, #64	@ 0x40
 80099e4:	616b      	str	r3, [r5, #20]
 80099e6:	2300      	movs	r3, #0
 80099e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ea:	2320      	movs	r3, #32
 80099ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80099f4:	2330      	movs	r3, #48	@ 0x30
 80099f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b94 <_svfiprintf_r+0x1e4>
 80099fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099fe:	f04f 0901 	mov.w	r9, #1
 8009a02:	4623      	mov	r3, r4
 8009a04:	469a      	mov	sl, r3
 8009a06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a0a:	b10a      	cbz	r2, 8009a10 <_svfiprintf_r+0x60>
 8009a0c:	2a25      	cmp	r2, #37	@ 0x25
 8009a0e:	d1f9      	bne.n	8009a04 <_svfiprintf_r+0x54>
 8009a10:	ebba 0b04 	subs.w	fp, sl, r4
 8009a14:	d00b      	beq.n	8009a2e <_svfiprintf_r+0x7e>
 8009a16:	465b      	mov	r3, fp
 8009a18:	4622      	mov	r2, r4
 8009a1a:	4629      	mov	r1, r5
 8009a1c:	4638      	mov	r0, r7
 8009a1e:	f7ff ff6b 	bl	80098f8 <__ssputs_r>
 8009a22:	3001      	adds	r0, #1
 8009a24:	f000 80a7 	beq.w	8009b76 <_svfiprintf_r+0x1c6>
 8009a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a2a:	445a      	add	r2, fp
 8009a2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a2e:	f89a 3000 	ldrb.w	r3, [sl]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f000 809f 	beq.w	8009b76 <_svfiprintf_r+0x1c6>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a42:	f10a 0a01 	add.w	sl, sl, #1
 8009a46:	9304      	str	r3, [sp, #16]
 8009a48:	9307      	str	r3, [sp, #28]
 8009a4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a50:	4654      	mov	r4, sl
 8009a52:	2205      	movs	r2, #5
 8009a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a58:	484e      	ldr	r0, [pc, #312]	@ (8009b94 <_svfiprintf_r+0x1e4>)
 8009a5a:	f7f6 fc59 	bl	8000310 <memchr>
 8009a5e:	9a04      	ldr	r2, [sp, #16]
 8009a60:	b9d8      	cbnz	r0, 8009a9a <_svfiprintf_r+0xea>
 8009a62:	06d0      	lsls	r0, r2, #27
 8009a64:	bf44      	itt	mi
 8009a66:	2320      	movmi	r3, #32
 8009a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a6c:	0711      	lsls	r1, r2, #28
 8009a6e:	bf44      	itt	mi
 8009a70:	232b      	movmi	r3, #43	@ 0x2b
 8009a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a76:	f89a 3000 	ldrb.w	r3, [sl]
 8009a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a7c:	d015      	beq.n	8009aaa <_svfiprintf_r+0xfa>
 8009a7e:	9a07      	ldr	r2, [sp, #28]
 8009a80:	4654      	mov	r4, sl
 8009a82:	2000      	movs	r0, #0
 8009a84:	f04f 0c0a 	mov.w	ip, #10
 8009a88:	4621      	mov	r1, r4
 8009a8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a8e:	3b30      	subs	r3, #48	@ 0x30
 8009a90:	2b09      	cmp	r3, #9
 8009a92:	d94b      	bls.n	8009b2c <_svfiprintf_r+0x17c>
 8009a94:	b1b0      	cbz	r0, 8009ac4 <_svfiprintf_r+0x114>
 8009a96:	9207      	str	r2, [sp, #28]
 8009a98:	e014      	b.n	8009ac4 <_svfiprintf_r+0x114>
 8009a9a:	eba0 0308 	sub.w	r3, r0, r8
 8009a9e:	fa09 f303 	lsl.w	r3, r9, r3
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	9304      	str	r3, [sp, #16]
 8009aa6:	46a2      	mov	sl, r4
 8009aa8:	e7d2      	b.n	8009a50 <_svfiprintf_r+0xa0>
 8009aaa:	9b03      	ldr	r3, [sp, #12]
 8009aac:	1d19      	adds	r1, r3, #4
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	9103      	str	r1, [sp, #12]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	bfbb      	ittet	lt
 8009ab6:	425b      	neglt	r3, r3
 8009ab8:	f042 0202 	orrlt.w	r2, r2, #2
 8009abc:	9307      	strge	r3, [sp, #28]
 8009abe:	9307      	strlt	r3, [sp, #28]
 8009ac0:	bfb8      	it	lt
 8009ac2:	9204      	strlt	r2, [sp, #16]
 8009ac4:	7823      	ldrb	r3, [r4, #0]
 8009ac6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ac8:	d10a      	bne.n	8009ae0 <_svfiprintf_r+0x130>
 8009aca:	7863      	ldrb	r3, [r4, #1]
 8009acc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ace:	d132      	bne.n	8009b36 <_svfiprintf_r+0x186>
 8009ad0:	9b03      	ldr	r3, [sp, #12]
 8009ad2:	1d1a      	adds	r2, r3, #4
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	9203      	str	r2, [sp, #12]
 8009ad8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009adc:	3402      	adds	r4, #2
 8009ade:	9305      	str	r3, [sp, #20]
 8009ae0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009ba4 <_svfiprintf_r+0x1f4>
 8009ae4:	7821      	ldrb	r1, [r4, #0]
 8009ae6:	2203      	movs	r2, #3
 8009ae8:	4650      	mov	r0, sl
 8009aea:	f7f6 fc11 	bl	8000310 <memchr>
 8009aee:	b138      	cbz	r0, 8009b00 <_svfiprintf_r+0x150>
 8009af0:	9b04      	ldr	r3, [sp, #16]
 8009af2:	eba0 000a 	sub.w	r0, r0, sl
 8009af6:	2240      	movs	r2, #64	@ 0x40
 8009af8:	4082      	lsls	r2, r0
 8009afa:	4313      	orrs	r3, r2
 8009afc:	3401      	adds	r4, #1
 8009afe:	9304      	str	r3, [sp, #16]
 8009b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b04:	4824      	ldr	r0, [pc, #144]	@ (8009b98 <_svfiprintf_r+0x1e8>)
 8009b06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b0a:	2206      	movs	r2, #6
 8009b0c:	f7f6 fc00 	bl	8000310 <memchr>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d036      	beq.n	8009b82 <_svfiprintf_r+0x1d2>
 8009b14:	4b21      	ldr	r3, [pc, #132]	@ (8009b9c <_svfiprintf_r+0x1ec>)
 8009b16:	bb1b      	cbnz	r3, 8009b60 <_svfiprintf_r+0x1b0>
 8009b18:	9b03      	ldr	r3, [sp, #12]
 8009b1a:	3307      	adds	r3, #7
 8009b1c:	f023 0307 	bic.w	r3, r3, #7
 8009b20:	3308      	adds	r3, #8
 8009b22:	9303      	str	r3, [sp, #12]
 8009b24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b26:	4433      	add	r3, r6
 8009b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b2a:	e76a      	b.n	8009a02 <_svfiprintf_r+0x52>
 8009b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b30:	460c      	mov	r4, r1
 8009b32:	2001      	movs	r0, #1
 8009b34:	e7a8      	b.n	8009a88 <_svfiprintf_r+0xd8>
 8009b36:	2300      	movs	r3, #0
 8009b38:	3401      	adds	r4, #1
 8009b3a:	9305      	str	r3, [sp, #20]
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	f04f 0c0a 	mov.w	ip, #10
 8009b42:	4620      	mov	r0, r4
 8009b44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b48:	3a30      	subs	r2, #48	@ 0x30
 8009b4a:	2a09      	cmp	r2, #9
 8009b4c:	d903      	bls.n	8009b56 <_svfiprintf_r+0x1a6>
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d0c6      	beq.n	8009ae0 <_svfiprintf_r+0x130>
 8009b52:	9105      	str	r1, [sp, #20]
 8009b54:	e7c4      	b.n	8009ae0 <_svfiprintf_r+0x130>
 8009b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b5a:	4604      	mov	r4, r0
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e7f0      	b.n	8009b42 <_svfiprintf_r+0x192>
 8009b60:	ab03      	add	r3, sp, #12
 8009b62:	9300      	str	r3, [sp, #0]
 8009b64:	462a      	mov	r2, r5
 8009b66:	4b0e      	ldr	r3, [pc, #56]	@ (8009ba0 <_svfiprintf_r+0x1f0>)
 8009b68:	a904      	add	r1, sp, #16
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f3af 8000 	nop.w
 8009b70:	1c42      	adds	r2, r0, #1
 8009b72:	4606      	mov	r6, r0
 8009b74:	d1d6      	bne.n	8009b24 <_svfiprintf_r+0x174>
 8009b76:	89ab      	ldrh	r3, [r5, #12]
 8009b78:	065b      	lsls	r3, r3, #25
 8009b7a:	f53f af2d 	bmi.w	80099d8 <_svfiprintf_r+0x28>
 8009b7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b80:	e72c      	b.n	80099dc <_svfiprintf_r+0x2c>
 8009b82:	ab03      	add	r3, sp, #12
 8009b84:	9300      	str	r3, [sp, #0]
 8009b86:	462a      	mov	r2, r5
 8009b88:	4b05      	ldr	r3, [pc, #20]	@ (8009ba0 <_svfiprintf_r+0x1f0>)
 8009b8a:	a904      	add	r1, sp, #16
 8009b8c:	4638      	mov	r0, r7
 8009b8e:	f000 f91b 	bl	8009dc8 <_printf_i>
 8009b92:	e7ed      	b.n	8009b70 <_svfiprintf_r+0x1c0>
 8009b94:	0800a214 	.word	0x0800a214
 8009b98:	0800a21e 	.word	0x0800a21e
 8009b9c:	00000000 	.word	0x00000000
 8009ba0:	080098f9 	.word	0x080098f9
 8009ba4:	0800a21a 	.word	0x0800a21a

08009ba8 <sbrk_aligned>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	4e0f      	ldr	r6, [pc, #60]	@ (8009be8 <sbrk_aligned+0x40>)
 8009bac:	460c      	mov	r4, r1
 8009bae:	6831      	ldr	r1, [r6, #0]
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	b911      	cbnz	r1, 8009bba <sbrk_aligned+0x12>
 8009bb4:	f000 fa7a 	bl	800a0ac <_sbrk_r>
 8009bb8:	6030      	str	r0, [r6, #0]
 8009bba:	4621      	mov	r1, r4
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	f000 fa75 	bl	800a0ac <_sbrk_r>
 8009bc2:	1c43      	adds	r3, r0, #1
 8009bc4:	d103      	bne.n	8009bce <sbrk_aligned+0x26>
 8009bc6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009bca:	4620      	mov	r0, r4
 8009bcc:	bd70      	pop	{r4, r5, r6, pc}
 8009bce:	1cc4      	adds	r4, r0, #3
 8009bd0:	f024 0403 	bic.w	r4, r4, #3
 8009bd4:	42a0      	cmp	r0, r4
 8009bd6:	d0f8      	beq.n	8009bca <sbrk_aligned+0x22>
 8009bd8:	1a21      	subs	r1, r4, r0
 8009bda:	4628      	mov	r0, r5
 8009bdc:	f000 fa66 	bl	800a0ac <_sbrk_r>
 8009be0:	3001      	adds	r0, #1
 8009be2:	d1f2      	bne.n	8009bca <sbrk_aligned+0x22>
 8009be4:	e7ef      	b.n	8009bc6 <sbrk_aligned+0x1e>
 8009be6:	bf00      	nop
 8009be8:	240004d4 	.word	0x240004d4

08009bec <_malloc_r>:
 8009bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bf0:	1ccd      	adds	r5, r1, #3
 8009bf2:	f025 0503 	bic.w	r5, r5, #3
 8009bf6:	3508      	adds	r5, #8
 8009bf8:	2d0c      	cmp	r5, #12
 8009bfa:	bf38      	it	cc
 8009bfc:	250c      	movcc	r5, #12
 8009bfe:	2d00      	cmp	r5, #0
 8009c00:	4606      	mov	r6, r0
 8009c02:	db01      	blt.n	8009c08 <_malloc_r+0x1c>
 8009c04:	42a9      	cmp	r1, r5
 8009c06:	d904      	bls.n	8009c12 <_malloc_r+0x26>
 8009c08:	230c      	movs	r3, #12
 8009c0a:	6033      	str	r3, [r6, #0]
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ce8 <_malloc_r+0xfc>
 8009c16:	f000 f9f5 	bl	800a004 <__malloc_lock>
 8009c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8009c1e:	461c      	mov	r4, r3
 8009c20:	bb44      	cbnz	r4, 8009c74 <_malloc_r+0x88>
 8009c22:	4629      	mov	r1, r5
 8009c24:	4630      	mov	r0, r6
 8009c26:	f7ff ffbf 	bl	8009ba8 <sbrk_aligned>
 8009c2a:	1c43      	adds	r3, r0, #1
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	d158      	bne.n	8009ce2 <_malloc_r+0xf6>
 8009c30:	f8d8 4000 	ldr.w	r4, [r8]
 8009c34:	4627      	mov	r7, r4
 8009c36:	2f00      	cmp	r7, #0
 8009c38:	d143      	bne.n	8009cc2 <_malloc_r+0xd6>
 8009c3a:	2c00      	cmp	r4, #0
 8009c3c:	d04b      	beq.n	8009cd6 <_malloc_r+0xea>
 8009c3e:	6823      	ldr	r3, [r4, #0]
 8009c40:	4639      	mov	r1, r7
 8009c42:	4630      	mov	r0, r6
 8009c44:	eb04 0903 	add.w	r9, r4, r3
 8009c48:	f000 fa30 	bl	800a0ac <_sbrk_r>
 8009c4c:	4581      	cmp	r9, r0
 8009c4e:	d142      	bne.n	8009cd6 <_malloc_r+0xea>
 8009c50:	6821      	ldr	r1, [r4, #0]
 8009c52:	1a6d      	subs	r5, r5, r1
 8009c54:	4629      	mov	r1, r5
 8009c56:	4630      	mov	r0, r6
 8009c58:	f7ff ffa6 	bl	8009ba8 <sbrk_aligned>
 8009c5c:	3001      	adds	r0, #1
 8009c5e:	d03a      	beq.n	8009cd6 <_malloc_r+0xea>
 8009c60:	6823      	ldr	r3, [r4, #0]
 8009c62:	442b      	add	r3, r5
 8009c64:	6023      	str	r3, [r4, #0]
 8009c66:	f8d8 3000 	ldr.w	r3, [r8]
 8009c6a:	685a      	ldr	r2, [r3, #4]
 8009c6c:	bb62      	cbnz	r2, 8009cc8 <_malloc_r+0xdc>
 8009c6e:	f8c8 7000 	str.w	r7, [r8]
 8009c72:	e00f      	b.n	8009c94 <_malloc_r+0xa8>
 8009c74:	6822      	ldr	r2, [r4, #0]
 8009c76:	1b52      	subs	r2, r2, r5
 8009c78:	d420      	bmi.n	8009cbc <_malloc_r+0xd0>
 8009c7a:	2a0b      	cmp	r2, #11
 8009c7c:	d917      	bls.n	8009cae <_malloc_r+0xc2>
 8009c7e:	1961      	adds	r1, r4, r5
 8009c80:	42a3      	cmp	r3, r4
 8009c82:	6025      	str	r5, [r4, #0]
 8009c84:	bf18      	it	ne
 8009c86:	6059      	strne	r1, [r3, #4]
 8009c88:	6863      	ldr	r3, [r4, #4]
 8009c8a:	bf08      	it	eq
 8009c8c:	f8c8 1000 	streq.w	r1, [r8]
 8009c90:	5162      	str	r2, [r4, r5]
 8009c92:	604b      	str	r3, [r1, #4]
 8009c94:	4630      	mov	r0, r6
 8009c96:	f000 f9bb 	bl	800a010 <__malloc_unlock>
 8009c9a:	f104 000b 	add.w	r0, r4, #11
 8009c9e:	1d23      	adds	r3, r4, #4
 8009ca0:	f020 0007 	bic.w	r0, r0, #7
 8009ca4:	1ac2      	subs	r2, r0, r3
 8009ca6:	bf1c      	itt	ne
 8009ca8:	1a1b      	subne	r3, r3, r0
 8009caa:	50a3      	strne	r3, [r4, r2]
 8009cac:	e7af      	b.n	8009c0e <_malloc_r+0x22>
 8009cae:	6862      	ldr	r2, [r4, #4]
 8009cb0:	42a3      	cmp	r3, r4
 8009cb2:	bf0c      	ite	eq
 8009cb4:	f8c8 2000 	streq.w	r2, [r8]
 8009cb8:	605a      	strne	r2, [r3, #4]
 8009cba:	e7eb      	b.n	8009c94 <_malloc_r+0xa8>
 8009cbc:	4623      	mov	r3, r4
 8009cbe:	6864      	ldr	r4, [r4, #4]
 8009cc0:	e7ae      	b.n	8009c20 <_malloc_r+0x34>
 8009cc2:	463c      	mov	r4, r7
 8009cc4:	687f      	ldr	r7, [r7, #4]
 8009cc6:	e7b6      	b.n	8009c36 <_malloc_r+0x4a>
 8009cc8:	461a      	mov	r2, r3
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	42a3      	cmp	r3, r4
 8009cce:	d1fb      	bne.n	8009cc8 <_malloc_r+0xdc>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	6053      	str	r3, [r2, #4]
 8009cd4:	e7de      	b.n	8009c94 <_malloc_r+0xa8>
 8009cd6:	230c      	movs	r3, #12
 8009cd8:	6033      	str	r3, [r6, #0]
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f000 f998 	bl	800a010 <__malloc_unlock>
 8009ce0:	e794      	b.n	8009c0c <_malloc_r+0x20>
 8009ce2:	6005      	str	r5, [r0, #0]
 8009ce4:	e7d6      	b.n	8009c94 <_malloc_r+0xa8>
 8009ce6:	bf00      	nop
 8009ce8:	240004d8 	.word	0x240004d8

08009cec <_printf_common>:
 8009cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf0:	4616      	mov	r6, r2
 8009cf2:	4698      	mov	r8, r3
 8009cf4:	688a      	ldr	r2, [r1, #8]
 8009cf6:	690b      	ldr	r3, [r1, #16]
 8009cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	bfb8      	it	lt
 8009d00:	4613      	movlt	r3, r2
 8009d02:	6033      	str	r3, [r6, #0]
 8009d04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d08:	4607      	mov	r7, r0
 8009d0a:	460c      	mov	r4, r1
 8009d0c:	b10a      	cbz	r2, 8009d12 <_printf_common+0x26>
 8009d0e:	3301      	adds	r3, #1
 8009d10:	6033      	str	r3, [r6, #0]
 8009d12:	6823      	ldr	r3, [r4, #0]
 8009d14:	0699      	lsls	r1, r3, #26
 8009d16:	bf42      	ittt	mi
 8009d18:	6833      	ldrmi	r3, [r6, #0]
 8009d1a:	3302      	addmi	r3, #2
 8009d1c:	6033      	strmi	r3, [r6, #0]
 8009d1e:	6825      	ldr	r5, [r4, #0]
 8009d20:	f015 0506 	ands.w	r5, r5, #6
 8009d24:	d106      	bne.n	8009d34 <_printf_common+0x48>
 8009d26:	f104 0a19 	add.w	sl, r4, #25
 8009d2a:	68e3      	ldr	r3, [r4, #12]
 8009d2c:	6832      	ldr	r2, [r6, #0]
 8009d2e:	1a9b      	subs	r3, r3, r2
 8009d30:	42ab      	cmp	r3, r5
 8009d32:	dc26      	bgt.n	8009d82 <_printf_common+0x96>
 8009d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d38:	6822      	ldr	r2, [r4, #0]
 8009d3a:	3b00      	subs	r3, #0
 8009d3c:	bf18      	it	ne
 8009d3e:	2301      	movne	r3, #1
 8009d40:	0692      	lsls	r2, r2, #26
 8009d42:	d42b      	bmi.n	8009d9c <_printf_common+0xb0>
 8009d44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d48:	4641      	mov	r1, r8
 8009d4a:	4638      	mov	r0, r7
 8009d4c:	47c8      	blx	r9
 8009d4e:	3001      	adds	r0, #1
 8009d50:	d01e      	beq.n	8009d90 <_printf_common+0xa4>
 8009d52:	6823      	ldr	r3, [r4, #0]
 8009d54:	6922      	ldr	r2, [r4, #16]
 8009d56:	f003 0306 	and.w	r3, r3, #6
 8009d5a:	2b04      	cmp	r3, #4
 8009d5c:	bf02      	ittt	eq
 8009d5e:	68e5      	ldreq	r5, [r4, #12]
 8009d60:	6833      	ldreq	r3, [r6, #0]
 8009d62:	1aed      	subeq	r5, r5, r3
 8009d64:	68a3      	ldr	r3, [r4, #8]
 8009d66:	bf0c      	ite	eq
 8009d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d6c:	2500      	movne	r5, #0
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	bfc4      	itt	gt
 8009d72:	1a9b      	subgt	r3, r3, r2
 8009d74:	18ed      	addgt	r5, r5, r3
 8009d76:	2600      	movs	r6, #0
 8009d78:	341a      	adds	r4, #26
 8009d7a:	42b5      	cmp	r5, r6
 8009d7c:	d11a      	bne.n	8009db4 <_printf_common+0xc8>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	e008      	b.n	8009d94 <_printf_common+0xa8>
 8009d82:	2301      	movs	r3, #1
 8009d84:	4652      	mov	r2, sl
 8009d86:	4641      	mov	r1, r8
 8009d88:	4638      	mov	r0, r7
 8009d8a:	47c8      	blx	r9
 8009d8c:	3001      	adds	r0, #1
 8009d8e:	d103      	bne.n	8009d98 <_printf_common+0xac>
 8009d90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d98:	3501      	adds	r5, #1
 8009d9a:	e7c6      	b.n	8009d2a <_printf_common+0x3e>
 8009d9c:	18e1      	adds	r1, r4, r3
 8009d9e:	1c5a      	adds	r2, r3, #1
 8009da0:	2030      	movs	r0, #48	@ 0x30
 8009da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009da6:	4422      	add	r2, r4
 8009da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009dac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009db0:	3302      	adds	r3, #2
 8009db2:	e7c7      	b.n	8009d44 <_printf_common+0x58>
 8009db4:	2301      	movs	r3, #1
 8009db6:	4622      	mov	r2, r4
 8009db8:	4641      	mov	r1, r8
 8009dba:	4638      	mov	r0, r7
 8009dbc:	47c8      	blx	r9
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	d0e6      	beq.n	8009d90 <_printf_common+0xa4>
 8009dc2:	3601      	adds	r6, #1
 8009dc4:	e7d9      	b.n	8009d7a <_printf_common+0x8e>
	...

08009dc8 <_printf_i>:
 8009dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dcc:	7e0f      	ldrb	r7, [r1, #24]
 8009dce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009dd0:	2f78      	cmp	r7, #120	@ 0x78
 8009dd2:	4691      	mov	r9, r2
 8009dd4:	4680      	mov	r8, r0
 8009dd6:	460c      	mov	r4, r1
 8009dd8:	469a      	mov	sl, r3
 8009dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009dde:	d807      	bhi.n	8009df0 <_printf_i+0x28>
 8009de0:	2f62      	cmp	r7, #98	@ 0x62
 8009de2:	d80a      	bhi.n	8009dfa <_printf_i+0x32>
 8009de4:	2f00      	cmp	r7, #0
 8009de6:	f000 80d1 	beq.w	8009f8c <_printf_i+0x1c4>
 8009dea:	2f58      	cmp	r7, #88	@ 0x58
 8009dec:	f000 80b8 	beq.w	8009f60 <_printf_i+0x198>
 8009df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009df8:	e03a      	b.n	8009e70 <_printf_i+0xa8>
 8009dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009dfe:	2b15      	cmp	r3, #21
 8009e00:	d8f6      	bhi.n	8009df0 <_printf_i+0x28>
 8009e02:	a101      	add	r1, pc, #4	@ (adr r1, 8009e08 <_printf_i+0x40>)
 8009e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e08:	08009e61 	.word	0x08009e61
 8009e0c:	08009e75 	.word	0x08009e75
 8009e10:	08009df1 	.word	0x08009df1
 8009e14:	08009df1 	.word	0x08009df1
 8009e18:	08009df1 	.word	0x08009df1
 8009e1c:	08009df1 	.word	0x08009df1
 8009e20:	08009e75 	.word	0x08009e75
 8009e24:	08009df1 	.word	0x08009df1
 8009e28:	08009df1 	.word	0x08009df1
 8009e2c:	08009df1 	.word	0x08009df1
 8009e30:	08009df1 	.word	0x08009df1
 8009e34:	08009f73 	.word	0x08009f73
 8009e38:	08009e9f 	.word	0x08009e9f
 8009e3c:	08009f2d 	.word	0x08009f2d
 8009e40:	08009df1 	.word	0x08009df1
 8009e44:	08009df1 	.word	0x08009df1
 8009e48:	08009f95 	.word	0x08009f95
 8009e4c:	08009df1 	.word	0x08009df1
 8009e50:	08009e9f 	.word	0x08009e9f
 8009e54:	08009df1 	.word	0x08009df1
 8009e58:	08009df1 	.word	0x08009df1
 8009e5c:	08009f35 	.word	0x08009f35
 8009e60:	6833      	ldr	r3, [r6, #0]
 8009e62:	1d1a      	adds	r2, r3, #4
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	6032      	str	r2, [r6, #0]
 8009e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e70:	2301      	movs	r3, #1
 8009e72:	e09c      	b.n	8009fae <_printf_i+0x1e6>
 8009e74:	6833      	ldr	r3, [r6, #0]
 8009e76:	6820      	ldr	r0, [r4, #0]
 8009e78:	1d19      	adds	r1, r3, #4
 8009e7a:	6031      	str	r1, [r6, #0]
 8009e7c:	0606      	lsls	r6, r0, #24
 8009e7e:	d501      	bpl.n	8009e84 <_printf_i+0xbc>
 8009e80:	681d      	ldr	r5, [r3, #0]
 8009e82:	e003      	b.n	8009e8c <_printf_i+0xc4>
 8009e84:	0645      	lsls	r5, r0, #25
 8009e86:	d5fb      	bpl.n	8009e80 <_printf_i+0xb8>
 8009e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e8c:	2d00      	cmp	r5, #0
 8009e8e:	da03      	bge.n	8009e98 <_printf_i+0xd0>
 8009e90:	232d      	movs	r3, #45	@ 0x2d
 8009e92:	426d      	negs	r5, r5
 8009e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e98:	4858      	ldr	r0, [pc, #352]	@ (8009ffc <_printf_i+0x234>)
 8009e9a:	230a      	movs	r3, #10
 8009e9c:	e011      	b.n	8009ec2 <_printf_i+0xfa>
 8009e9e:	6821      	ldr	r1, [r4, #0]
 8009ea0:	6833      	ldr	r3, [r6, #0]
 8009ea2:	0608      	lsls	r0, r1, #24
 8009ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ea8:	d402      	bmi.n	8009eb0 <_printf_i+0xe8>
 8009eaa:	0649      	lsls	r1, r1, #25
 8009eac:	bf48      	it	mi
 8009eae:	b2ad      	uxthmi	r5, r5
 8009eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eb2:	4852      	ldr	r0, [pc, #328]	@ (8009ffc <_printf_i+0x234>)
 8009eb4:	6033      	str	r3, [r6, #0]
 8009eb6:	bf14      	ite	ne
 8009eb8:	230a      	movne	r3, #10
 8009eba:	2308      	moveq	r3, #8
 8009ebc:	2100      	movs	r1, #0
 8009ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009ec2:	6866      	ldr	r6, [r4, #4]
 8009ec4:	60a6      	str	r6, [r4, #8]
 8009ec6:	2e00      	cmp	r6, #0
 8009ec8:	db05      	blt.n	8009ed6 <_printf_i+0x10e>
 8009eca:	6821      	ldr	r1, [r4, #0]
 8009ecc:	432e      	orrs	r6, r5
 8009ece:	f021 0104 	bic.w	r1, r1, #4
 8009ed2:	6021      	str	r1, [r4, #0]
 8009ed4:	d04b      	beq.n	8009f6e <_printf_i+0x1a6>
 8009ed6:	4616      	mov	r6, r2
 8009ed8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009edc:	fb03 5711 	mls	r7, r3, r1, r5
 8009ee0:	5dc7      	ldrb	r7, [r0, r7]
 8009ee2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ee6:	462f      	mov	r7, r5
 8009ee8:	42bb      	cmp	r3, r7
 8009eea:	460d      	mov	r5, r1
 8009eec:	d9f4      	bls.n	8009ed8 <_printf_i+0x110>
 8009eee:	2b08      	cmp	r3, #8
 8009ef0:	d10b      	bne.n	8009f0a <_printf_i+0x142>
 8009ef2:	6823      	ldr	r3, [r4, #0]
 8009ef4:	07df      	lsls	r7, r3, #31
 8009ef6:	d508      	bpl.n	8009f0a <_printf_i+0x142>
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	6861      	ldr	r1, [r4, #4]
 8009efc:	4299      	cmp	r1, r3
 8009efe:	bfde      	ittt	le
 8009f00:	2330      	movle	r3, #48	@ 0x30
 8009f02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f06:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009f0a:	1b92      	subs	r2, r2, r6
 8009f0c:	6122      	str	r2, [r4, #16]
 8009f0e:	f8cd a000 	str.w	sl, [sp]
 8009f12:	464b      	mov	r3, r9
 8009f14:	aa03      	add	r2, sp, #12
 8009f16:	4621      	mov	r1, r4
 8009f18:	4640      	mov	r0, r8
 8009f1a:	f7ff fee7 	bl	8009cec <_printf_common>
 8009f1e:	3001      	adds	r0, #1
 8009f20:	d14a      	bne.n	8009fb8 <_printf_i+0x1f0>
 8009f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f26:	b004      	add	sp, #16
 8009f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f2c:	6823      	ldr	r3, [r4, #0]
 8009f2e:	f043 0320 	orr.w	r3, r3, #32
 8009f32:	6023      	str	r3, [r4, #0]
 8009f34:	4832      	ldr	r0, [pc, #200]	@ (800a000 <_printf_i+0x238>)
 8009f36:	2778      	movs	r7, #120	@ 0x78
 8009f38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	6831      	ldr	r1, [r6, #0]
 8009f40:	061f      	lsls	r7, r3, #24
 8009f42:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f46:	d402      	bmi.n	8009f4e <_printf_i+0x186>
 8009f48:	065f      	lsls	r7, r3, #25
 8009f4a:	bf48      	it	mi
 8009f4c:	b2ad      	uxthmi	r5, r5
 8009f4e:	6031      	str	r1, [r6, #0]
 8009f50:	07d9      	lsls	r1, r3, #31
 8009f52:	bf44      	itt	mi
 8009f54:	f043 0320 	orrmi.w	r3, r3, #32
 8009f58:	6023      	strmi	r3, [r4, #0]
 8009f5a:	b11d      	cbz	r5, 8009f64 <_printf_i+0x19c>
 8009f5c:	2310      	movs	r3, #16
 8009f5e:	e7ad      	b.n	8009ebc <_printf_i+0xf4>
 8009f60:	4826      	ldr	r0, [pc, #152]	@ (8009ffc <_printf_i+0x234>)
 8009f62:	e7e9      	b.n	8009f38 <_printf_i+0x170>
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	f023 0320 	bic.w	r3, r3, #32
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	e7f6      	b.n	8009f5c <_printf_i+0x194>
 8009f6e:	4616      	mov	r6, r2
 8009f70:	e7bd      	b.n	8009eee <_printf_i+0x126>
 8009f72:	6833      	ldr	r3, [r6, #0]
 8009f74:	6825      	ldr	r5, [r4, #0]
 8009f76:	6961      	ldr	r1, [r4, #20]
 8009f78:	1d18      	adds	r0, r3, #4
 8009f7a:	6030      	str	r0, [r6, #0]
 8009f7c:	062e      	lsls	r6, r5, #24
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	d501      	bpl.n	8009f86 <_printf_i+0x1be>
 8009f82:	6019      	str	r1, [r3, #0]
 8009f84:	e002      	b.n	8009f8c <_printf_i+0x1c4>
 8009f86:	0668      	lsls	r0, r5, #25
 8009f88:	d5fb      	bpl.n	8009f82 <_printf_i+0x1ba>
 8009f8a:	8019      	strh	r1, [r3, #0]
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	6123      	str	r3, [r4, #16]
 8009f90:	4616      	mov	r6, r2
 8009f92:	e7bc      	b.n	8009f0e <_printf_i+0x146>
 8009f94:	6833      	ldr	r3, [r6, #0]
 8009f96:	1d1a      	adds	r2, r3, #4
 8009f98:	6032      	str	r2, [r6, #0]
 8009f9a:	681e      	ldr	r6, [r3, #0]
 8009f9c:	6862      	ldr	r2, [r4, #4]
 8009f9e:	2100      	movs	r1, #0
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	f7f6 f9b5 	bl	8000310 <memchr>
 8009fa6:	b108      	cbz	r0, 8009fac <_printf_i+0x1e4>
 8009fa8:	1b80      	subs	r0, r0, r6
 8009faa:	6060      	str	r0, [r4, #4]
 8009fac:	6863      	ldr	r3, [r4, #4]
 8009fae:	6123      	str	r3, [r4, #16]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fb6:	e7aa      	b.n	8009f0e <_printf_i+0x146>
 8009fb8:	6923      	ldr	r3, [r4, #16]
 8009fba:	4632      	mov	r2, r6
 8009fbc:	4649      	mov	r1, r9
 8009fbe:	4640      	mov	r0, r8
 8009fc0:	47d0      	blx	sl
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	d0ad      	beq.n	8009f22 <_printf_i+0x15a>
 8009fc6:	6823      	ldr	r3, [r4, #0]
 8009fc8:	079b      	lsls	r3, r3, #30
 8009fca:	d413      	bmi.n	8009ff4 <_printf_i+0x22c>
 8009fcc:	68e0      	ldr	r0, [r4, #12]
 8009fce:	9b03      	ldr	r3, [sp, #12]
 8009fd0:	4298      	cmp	r0, r3
 8009fd2:	bfb8      	it	lt
 8009fd4:	4618      	movlt	r0, r3
 8009fd6:	e7a6      	b.n	8009f26 <_printf_i+0x15e>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	4632      	mov	r2, r6
 8009fdc:	4649      	mov	r1, r9
 8009fde:	4640      	mov	r0, r8
 8009fe0:	47d0      	blx	sl
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	d09d      	beq.n	8009f22 <_printf_i+0x15a>
 8009fe6:	3501      	adds	r5, #1
 8009fe8:	68e3      	ldr	r3, [r4, #12]
 8009fea:	9903      	ldr	r1, [sp, #12]
 8009fec:	1a5b      	subs	r3, r3, r1
 8009fee:	42ab      	cmp	r3, r5
 8009ff0:	dcf2      	bgt.n	8009fd8 <_printf_i+0x210>
 8009ff2:	e7eb      	b.n	8009fcc <_printf_i+0x204>
 8009ff4:	2500      	movs	r5, #0
 8009ff6:	f104 0619 	add.w	r6, r4, #25
 8009ffa:	e7f5      	b.n	8009fe8 <_printf_i+0x220>
 8009ffc:	0800a225 	.word	0x0800a225
 800a000:	0800a236 	.word	0x0800a236

0800a004 <__malloc_lock>:
 800a004:	4801      	ldr	r0, [pc, #4]	@ (800a00c <__malloc_lock+0x8>)
 800a006:	f7ff bc67 	b.w	80098d8 <__retarget_lock_acquire_recursive>
 800a00a:	bf00      	nop
 800a00c:	240004d0 	.word	0x240004d0

0800a010 <__malloc_unlock>:
 800a010:	4801      	ldr	r0, [pc, #4]	@ (800a018 <__malloc_unlock+0x8>)
 800a012:	f7ff bc62 	b.w	80098da <__retarget_lock_release_recursive>
 800a016:	bf00      	nop
 800a018:	240004d0 	.word	0x240004d0

0800a01c <_realloc_r>:
 800a01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a020:	4607      	mov	r7, r0
 800a022:	4614      	mov	r4, r2
 800a024:	460d      	mov	r5, r1
 800a026:	b921      	cbnz	r1, 800a032 <_realloc_r+0x16>
 800a028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a02c:	4611      	mov	r1, r2
 800a02e:	f7ff bddd 	b.w	8009bec <_malloc_r>
 800a032:	b92a      	cbnz	r2, 800a040 <_realloc_r+0x24>
 800a034:	f000 f84a 	bl	800a0cc <_free_r>
 800a038:	4625      	mov	r5, r4
 800a03a:	4628      	mov	r0, r5
 800a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a040:	f000 f88e 	bl	800a160 <_malloc_usable_size_r>
 800a044:	4284      	cmp	r4, r0
 800a046:	4606      	mov	r6, r0
 800a048:	d802      	bhi.n	800a050 <_realloc_r+0x34>
 800a04a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a04e:	d8f4      	bhi.n	800a03a <_realloc_r+0x1e>
 800a050:	4621      	mov	r1, r4
 800a052:	4638      	mov	r0, r7
 800a054:	f7ff fdca 	bl	8009bec <_malloc_r>
 800a058:	4680      	mov	r8, r0
 800a05a:	b908      	cbnz	r0, 800a060 <_realloc_r+0x44>
 800a05c:	4645      	mov	r5, r8
 800a05e:	e7ec      	b.n	800a03a <_realloc_r+0x1e>
 800a060:	42b4      	cmp	r4, r6
 800a062:	4622      	mov	r2, r4
 800a064:	4629      	mov	r1, r5
 800a066:	bf28      	it	cs
 800a068:	4632      	movcs	r2, r6
 800a06a:	f7ff fc37 	bl	80098dc <memcpy>
 800a06e:	4629      	mov	r1, r5
 800a070:	4638      	mov	r0, r7
 800a072:	f000 f82b 	bl	800a0cc <_free_r>
 800a076:	e7f1      	b.n	800a05c <_realloc_r+0x40>

0800a078 <memmove>:
 800a078:	4288      	cmp	r0, r1
 800a07a:	b510      	push	{r4, lr}
 800a07c:	eb01 0402 	add.w	r4, r1, r2
 800a080:	d902      	bls.n	800a088 <memmove+0x10>
 800a082:	4284      	cmp	r4, r0
 800a084:	4623      	mov	r3, r4
 800a086:	d807      	bhi.n	800a098 <memmove+0x20>
 800a088:	1e43      	subs	r3, r0, #1
 800a08a:	42a1      	cmp	r1, r4
 800a08c:	d008      	beq.n	800a0a0 <memmove+0x28>
 800a08e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a092:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a096:	e7f8      	b.n	800a08a <memmove+0x12>
 800a098:	4402      	add	r2, r0
 800a09a:	4601      	mov	r1, r0
 800a09c:	428a      	cmp	r2, r1
 800a09e:	d100      	bne.n	800a0a2 <memmove+0x2a>
 800a0a0:	bd10      	pop	{r4, pc}
 800a0a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0aa:	e7f7      	b.n	800a09c <memmove+0x24>

0800a0ac <_sbrk_r>:
 800a0ac:	b538      	push	{r3, r4, r5, lr}
 800a0ae:	4d06      	ldr	r5, [pc, #24]	@ (800a0c8 <_sbrk_r+0x1c>)
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	4604      	mov	r4, r0
 800a0b4:	4608      	mov	r0, r1
 800a0b6:	602b      	str	r3, [r5, #0]
 800a0b8:	f7f6 ffb8 	bl	800102c <_sbrk>
 800a0bc:	1c43      	adds	r3, r0, #1
 800a0be:	d102      	bne.n	800a0c6 <_sbrk_r+0x1a>
 800a0c0:	682b      	ldr	r3, [r5, #0]
 800a0c2:	b103      	cbz	r3, 800a0c6 <_sbrk_r+0x1a>
 800a0c4:	6023      	str	r3, [r4, #0]
 800a0c6:	bd38      	pop	{r3, r4, r5, pc}
 800a0c8:	240004dc 	.word	0x240004dc

0800a0cc <_free_r>:
 800a0cc:	b538      	push	{r3, r4, r5, lr}
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	2900      	cmp	r1, #0
 800a0d2:	d041      	beq.n	800a158 <_free_r+0x8c>
 800a0d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0d8:	1f0c      	subs	r4, r1, #4
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	bfb8      	it	lt
 800a0de:	18e4      	addlt	r4, r4, r3
 800a0e0:	f7ff ff90 	bl	800a004 <__malloc_lock>
 800a0e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a15c <_free_r+0x90>)
 800a0e6:	6813      	ldr	r3, [r2, #0]
 800a0e8:	b933      	cbnz	r3, 800a0f8 <_free_r+0x2c>
 800a0ea:	6063      	str	r3, [r4, #4]
 800a0ec:	6014      	str	r4, [r2, #0]
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0f4:	f7ff bf8c 	b.w	800a010 <__malloc_unlock>
 800a0f8:	42a3      	cmp	r3, r4
 800a0fa:	d908      	bls.n	800a10e <_free_r+0x42>
 800a0fc:	6820      	ldr	r0, [r4, #0]
 800a0fe:	1821      	adds	r1, r4, r0
 800a100:	428b      	cmp	r3, r1
 800a102:	bf01      	itttt	eq
 800a104:	6819      	ldreq	r1, [r3, #0]
 800a106:	685b      	ldreq	r3, [r3, #4]
 800a108:	1809      	addeq	r1, r1, r0
 800a10a:	6021      	streq	r1, [r4, #0]
 800a10c:	e7ed      	b.n	800a0ea <_free_r+0x1e>
 800a10e:	461a      	mov	r2, r3
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	b10b      	cbz	r3, 800a118 <_free_r+0x4c>
 800a114:	42a3      	cmp	r3, r4
 800a116:	d9fa      	bls.n	800a10e <_free_r+0x42>
 800a118:	6811      	ldr	r1, [r2, #0]
 800a11a:	1850      	adds	r0, r2, r1
 800a11c:	42a0      	cmp	r0, r4
 800a11e:	d10b      	bne.n	800a138 <_free_r+0x6c>
 800a120:	6820      	ldr	r0, [r4, #0]
 800a122:	4401      	add	r1, r0
 800a124:	1850      	adds	r0, r2, r1
 800a126:	4283      	cmp	r3, r0
 800a128:	6011      	str	r1, [r2, #0]
 800a12a:	d1e0      	bne.n	800a0ee <_free_r+0x22>
 800a12c:	6818      	ldr	r0, [r3, #0]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	6053      	str	r3, [r2, #4]
 800a132:	4408      	add	r0, r1
 800a134:	6010      	str	r0, [r2, #0]
 800a136:	e7da      	b.n	800a0ee <_free_r+0x22>
 800a138:	d902      	bls.n	800a140 <_free_r+0x74>
 800a13a:	230c      	movs	r3, #12
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	e7d6      	b.n	800a0ee <_free_r+0x22>
 800a140:	6820      	ldr	r0, [r4, #0]
 800a142:	1821      	adds	r1, r4, r0
 800a144:	428b      	cmp	r3, r1
 800a146:	bf04      	itt	eq
 800a148:	6819      	ldreq	r1, [r3, #0]
 800a14a:	685b      	ldreq	r3, [r3, #4]
 800a14c:	6063      	str	r3, [r4, #4]
 800a14e:	bf04      	itt	eq
 800a150:	1809      	addeq	r1, r1, r0
 800a152:	6021      	streq	r1, [r4, #0]
 800a154:	6054      	str	r4, [r2, #4]
 800a156:	e7ca      	b.n	800a0ee <_free_r+0x22>
 800a158:	bd38      	pop	{r3, r4, r5, pc}
 800a15a:	bf00      	nop
 800a15c:	240004d8 	.word	0x240004d8

0800a160 <_malloc_usable_size_r>:
 800a160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a164:	1f18      	subs	r0, r3, #4
 800a166:	2b00      	cmp	r3, #0
 800a168:	bfbc      	itt	lt
 800a16a:	580b      	ldrlt	r3, [r1, r0]
 800a16c:	18c0      	addlt	r0, r0, r3
 800a16e:	4770      	bx	lr

0800a170 <_init>:
 800a170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a172:	bf00      	nop
 800a174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a176:	bc08      	pop	{r3}
 800a178:	469e      	mov	lr, r3
 800a17a:	4770      	bx	lr

0800a17c <_fini>:
 800a17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a17e:	bf00      	nop
 800a180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a182:	bc08      	pop	{r3}
 800a184:	469e      	mov	lr, r3
 800a186:	4770      	bx	lr
