{
    "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 101,
        "exec_time(ms)": 765.4,
        "simulation_time(ms)": 631.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "mults_auto_full/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 144.3,
        "exec_time(ms)": 1509.8,
        "simulation_time(ms)": 1445.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 127.2,
        "exec_time(ms)": 850.2,
        "simulation_time(ms)": 707.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 612.9,
        "exec_time(ms)": 4095.3,
        "simulation_time(ms)": 3860.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3872,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 3872,
        "Total Node": 3945
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 154.5,
        "exec_time(ms)": 1403.8,
        "simulation_time(ms)": 1067.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 331
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 489.8,
        "exec_time(ms)": 3560,
        "simulation_time(ms)": 3281.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3211,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 3211,
        "Total Node": 3266
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 97.8,
        "exec_time(ms)": 542,
        "simulation_time(ms)": 407.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 771.6,
        "simulation_time(ms)": 721.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 155.5,
        "exec_time(ms)": 1251.4,
        "simulation_time(ms)": 1048.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 238.5,
        "exec_time(ms)": 2038.8,
        "simulation_time(ms)": 1925.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1367,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1367,
        "Total Node": 1476
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 140.9,
        "exec_time(ms)": 971.6,
        "simulation_time(ms)": 800.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 240
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 319.7,
        "exec_time(ms)": 2530.9,
        "simulation_time(ms)": 2400.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2147,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 2147,
        "Total Node": 2202
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 100.9,
        "simulation_time(ms)": 14.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 91.5,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 314.6,
        "simulation_time(ms)": 286.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 296,
        "simulation_time(ms)": 269.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 438.8,
        "simulation_time(ms)": 409.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 454.9,
        "simulation_time(ms)": 422.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 580.5,
        "simulation_time(ms)": 549.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 415,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 415,
        "Total Node": 474
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 549.4,
        "simulation_time(ms)": 520.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 415,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 415,
        "Total Node": 474
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 244.7,
        "simulation_time(ms)": 219.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 142,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 142,
        "Total Node": 198
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 251.8,
        "simulation_time(ms)": 225.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 142,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 142,
        "Total Node": 198
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 668.6,
        "simulation_time(ms)": 634.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 626.7,
        "simulation_time(ms)": 594.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 465.3,
        "simulation_time(ms)": 436.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 283,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 5,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 283,
        "Total Node": 344
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 434.9,
        "simulation_time(ms)": 408.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 283,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 283,
        "Total Node": 344
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 29.2,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 28.4,
        "simulation_time(ms)": 8.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 23.1,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 17.9,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
