Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Mar 24 03:46:49 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   272 |
|    Minimum number of control sets                        |   272 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   557 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   272 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |    24 |
| >= 16              |    61 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             364 |          151 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             658 |          276 |
| Yes          | No                    | No                     |            1455 |          406 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1814 |          567 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                              Enable Signal                                                                                              |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                    |                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                        |                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_2[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                        | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_3[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                     | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                          | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                       |                4 |              4 |         1.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_5[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_1[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                               |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                           |                4 |              4 |         1.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_0[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                           |                4 |              4 |         1.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                       |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                          | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[8][0]             | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[32][0]            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[24][0]            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[16][0]            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                        | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_0[0] | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_1[0] | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_2[0] | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[5][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[4][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[3][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[2][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[1][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                        | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[0][0]                                   | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                          | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                          | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |              4 |         1.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                     | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_1[0]                                                                                     | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                        | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                1 |              4 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |              4 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_4[0]  | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              4 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                2 |              5 |         2.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                1 |              5 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awready0                                                                                                                              | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              5 |         2.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_arready0                                                                                                                              | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                1 |              5 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                2 |              5 |         2.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                2 |              5 |         2.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              6 |         1.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/PS/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                1 |              6 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                            |                5 |              7 |         1.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              7 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              7 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              7 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                            |                3 |              7 |         2.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |              7 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                               |                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                              | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                              | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                              | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                              | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                            |                6 |              8 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                 | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/p_1_in[25]                                                                                                                                | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              8 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                6 |              8 |         1.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                7 |              8 |         1.14 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              8 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              8 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                1 |              8 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              8 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                1 |              8 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                     | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              8 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                4 |              8 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                       | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                      | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |                5 |              9 |         1.80 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                5 |             10 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |                4 |             10 |         2.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                              | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                        |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_2[0]                                                                                     | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                        |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                      | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |             12 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                        |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                      | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                      | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                        |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                              | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                              | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                               |                                                                                                                                                            |                6 |             12 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                              | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                      | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                2 |             12 |         6.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                              | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                              | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                              | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |                3 |             13 |         4.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                      |                3 |             13 |         4.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                              | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_1[0]                                     |                                                                                                                                                            |                3 |             13 |         4.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                            |                2 |             14 |         7.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_1_in                                             |                7 |             14 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                            |                4 |             14 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                            |                2 |             14 |         7.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_0_in                                             |               10 |             14 |         1.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                4 |             14 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                            |                4 |             14 |         3.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                            |                                                                                                                                                            |                5 |             14 |         2.80 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                5 |             15 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                4 |             15 |         3.75 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                3 |             15 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |               10 |             16 |         1.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                            |                3 |             16 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/CU_0/inst/sc                                                                                                                                                                                   | system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[1]                                                                                                               |                4 |             16 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/CU_0/inst/ec                                                                                                                                                                                   | system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[0]                                                                                                               |                4 |             16 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                            |                3 |             16 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                5 |             19 |         3.80 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                             |                                                                                                                                                            |                9 |             22 |         2.44 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                             |                                                                                                                                                            |               10 |             22 |         2.20 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                             |                                                                                                                                                            |               12 |             26 |         2.17 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                             |                                                                                                                                                            |               11 |             26 |         2.36 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                              | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                7 |             27 |         3.86 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                              | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                7 |             27 |         3.86 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                              | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                8 |             27 |         3.38 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                              | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                6 |             27 |         4.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                            |                7 |             28 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                               |                                                                                                                                                            |                6 |             28 |         4.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                            |                7 |             28 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                            |                6 |             28 |         4.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                       | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                4 |             32 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                       | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                5 |             32 |         6.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                     | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             32 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      |                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      |                                                                                                                                                            |               11 |             32 |         2.91 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                           | system_i/intelight_mem_0/inst/slv_reg0[25]_i_1_n_0                                                                                                         |               16 |             32 |         2.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                       | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                4 |             32 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                     | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                4 |             32 |         8.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                     | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                7 |             32 |         4.57 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                      |                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                     | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |                5 |             32 |         6.40 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                       | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                6 |             32 |         5.33 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                               |                                                                                                                                                            |               10 |             32 |         3.20 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                9 |             33 |         3.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |               14 |             33 |         2.36 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |               18 |             33 |         1.83 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                            |                9 |             33 |         3.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |               18 |             33 |         1.83 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                   |               18 |             33 |         1.83 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]     |                9 |             33 |         3.67 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                     |                                                                                                                                                            |               15 |             45 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                            |               11 |             45 |         4.09 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                     |                                                                                                                                                            |               15 |             45 |         3.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |               11 |             45 |         4.09 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |                9 |             45 |         5.00 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |               10 |             45 |         4.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                     |                                                                                                                                                            |               13 |             45 |         3.46 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                     |                                                                                                                                                            |               10 |             45 |         4.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                     |                                                                                                                                                            |               10 |             45 |         4.50 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                            |               10 |             46 |         4.60 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                            |               14 |             46 |         3.29 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                            |               15 |             46 |         3.07 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 | system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                            |                9 |             46 |         5.11 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                            |              152 |            381 |         2.51 |
|  system_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | system_i/PS/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                         |              144 |            407 |         2.83 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


