

================================================================
== Vitis HLS Report for 'adds_3'
================================================================
* Date:           Mon Jun 12 16:50:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2076|     2076|  6.919 us|  6.919 us|  2076|  2076|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_1_VITIS_LOOP_194_2  |     2074|     2074|        31|          4|          4|   512|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      168|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      879|      734|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      341|    -|
|Register             |        -|     -|      879|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1758|     1339|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U77    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U75  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U76  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4|  879|  734|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_128_p2                |         +|   0|  0|  17|          10|           1|
    |k_2_fu_216_p2                      |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage2_iter7  |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln193_fu_122_p2               |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln194_fu_190_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln196_fu_204_p2               |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln217_fu_210_p2               |      icmp|   0|  0|  11|           9|           8|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |select_ln193_fu_196_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln196_1_fu_230_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln196_fu_241_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 168|          68|          45|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter1_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter2_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter3_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter4_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter5_reg            |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_k_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load               |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_load13             |   9|          2|   32|         64|
    |grp_fu_87_p0                          |  20|          4|   32|        128|
    |grp_fu_87_p1                          |  20|          4|   32|        128|
    |grp_fu_91_p0                          |  20|          4|   32|        128|
    |grp_fu_91_p1                          |  20|          4|   32|        128|
    |grp_fu_95_p0                          |  14|          3|   32|         96|
    |grp_fu_95_p1                          |  14|          3|   32|         96|
    |indvar_flatten_fu_70                  |   9|          2|   10|         20|
    |k_fu_58                               |   9|          2|    9|         18|
    |l_mul1_blk_n                          |   9|          2|    1|          2|
    |l_sum_1_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 341|         73|  312|        947|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_434                      |  32|   0|   32|          0|
    |add40_1_reg_439                   |  32|   0|   32|          0|
    |add_1_1_reg_389                   |  32|   0|   32|          0|
    |add_1_reg_384                     |  32|   0|   32|          0|
    |add_2_1_reg_415                   |  32|   0|   32|          0|
    |add_2_reg_410                     |  32|   0|   32|          0|
    |add_reg_364                       |  32|   0|   32|          0|
    |add_s_reg_369                     |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |empty_65_fu_66                    |  32|   0|   32|          0|
    |empty_fu_62                       |  32|   0|   32|          0|
    |icmp_ln193_reg_300                |   1|   0|    1|          0|
    |icmp_ln196_reg_404                |   1|   0|    1|          0|
    |icmp_ln217_reg_420                |   1|   0|    1|          0|
    |icmp_ln217_reg_420_pp0_iter6_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |  10|   0|   10|          0|
    |k_fu_58                           |   9|   0|    9|          0|
    |l_val_14_reg_309                  |  32|   0|   32|          0|
    |l_val_15_reg_314                  |  32|   0|   32|          0|
    |l_val_16_reg_319                  |  32|   0|   32|          0|
    |l_val_17_reg_344                  |  32|   0|   32|          0|
    |l_val_17_reg_344_pp0_iter1_reg    |  32|   0|   32|          0|
    |l_val_18_reg_349                  |  32|   0|   32|          0|
    |l_val_18_reg_349_pp0_iter1_reg    |  32|   0|   32|          0|
    |l_val_19_reg_354                  |  32|   0|   32|          0|
    |l_val_20_reg_359                  |  32|   0|   32|          0|
    |l_val_reg_304                     |  32|   0|   32|          0|
    |icmp_ln193_reg_300                |  64|  32|    1|          0|
    |l_val_19_reg_354                  |  64|  32|   32|          0|
    |l_val_20_reg_359                  |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 879|  96|  752|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|l_mul1_dout             |   in|   64|     ap_fifo|        l_mul1|       pointer|
|l_mul1_num_data_valid   |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_fifo_cap         |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_empty_n          |   in|    1|     ap_fifo|        l_mul1|       pointer|
|l_mul1_read             |  out|    1|     ap_fifo|        l_mul1|       pointer|
|l_sum_1_din             |  out|   64|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_num_data_valid  |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_fifo_cap        |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_full_n          |   in|    1|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_write           |  out|    1|     ap_fifo|       l_sum_1|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

