//
// File created by:  xrun
// Do not modify this file
//
/home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SC-MC/modus_test/SOURCEFILES/dtmf_chip.test_netlist.v
/home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SC-MC/modus_test/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v
