--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/klein/Apps/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml bcd7seg_test.twx bcd7seg_test.ncd -o
bcd7seg_test.twr bcd7seg_test.pcf -ucf test.ucf

Design file:              bcd7seg_test.ncd
Physical constraint file: bcd7seg_test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN0           |LD0            |    5.407|
SW0            |CA             |    6.590|
SW0            |CB             |    6.021|
SW0            |CC             |    6.130|
SW0            |CD             |    6.124|
SW0            |CE             |    5.966|
SW0            |CF             |    6.334|
SW0            |CG             |    5.340|
SW1            |CA             |    5.873|
SW1            |CB             |    6.976|
SW1            |CC             |    7.024|
SW1            |CD             |    6.790|
SW1            |CE             |    6.955|
SW1            |CF             |    5.567|
SW1            |CG             |    5.955|
SW2            |CA             |    6.287|
SW2            |CB             |    6.912|
SW2            |CC             |    6.893|
SW2            |CD             |    6.930|
SW2            |CE             |    6.862|
SW2            |CF             |    6.037|
SW2            |CG             |    6.090|
SW3            |CA             |    6.288|
SW3            |CB             |    7.500|
SW3            |CC             |    7.713|
SW3            |CD             |    7.089|
SW3            |CE             |    7.501|
SW3            |CF             |    6.005|
SW3            |CG             |    6.283|
---------------+---------------+---------+


Analysis completed Sun Nov 11 16:45:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



