Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec 11 17:50:14 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_m/imageBRO/output_register.douta_reg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_m/imageBRO/output_register.douta_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.270    -3720.454                   3208                23518        0.014        0.000                      0                23518        0.538        0.000                       0                  5601  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}        10.173          98.298          
  clk_pixel_clk_wiz_0     {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0      {0.000 1.347}        2.694           371.250         
  clkfbout_audio_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     3  
  clk_out_audio_clk_wiz         2.313        0.000                      0                  910        0.152        0.000                      0                  910        4.587        0.000                       0                   174  
  clk_pixel_clk_wiz_0          -4.665    -3173.598                   3100                22607        0.014        0.000                      0                22607        5.484        0.000                       0                  5410  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.538        0.000                       0                     8  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0    clk_out_audio_clk_wiz       -5.270     -546.856                    108                  108        0.127        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    mbf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/bram_ball_hole/BRAM_reg_1_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 0.608ns (8.745%)  route 6.345ns (91.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.975 - 10.173 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, routed)           1.574     5.082    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.622     5.130    my_playback/bram_ball_bounce/clk_m
    SLICE_X5Y92          FDCE                                         r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.586 r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=32, routed)          4.774    10.360    my_playback/bram_ball_hole/pwropt
    SLICE_X49Y48         LUT2 (Prop_lut2_I1_O)        0.152    10.512 r  my_playback/bram_ball_hole/BRAM_reg_1_6_ENARDEN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           1.571    12.083    my_playback/bram_ball_hole/BRAM_reg_1_6_ENARDEN_cooolgate_en_sig_33
    RAMB36_X2Y4          RAMB36E1                                     r  my_playback/bram_ball_hole/BRAM_reg_1_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.411    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.502 r  mbf/O
                         net (fo=2, routed)           1.455    14.958    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.824 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.411    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.502 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.473    14.975    my_playback/bram_ball_hole/clk_m
    RAMB36_X2Y4          RAMB36E1                                     r  my_playback/bram_ball_hole/BRAM_reg_1_6/CLKARDCLK
                         clock pessimism              0.179    15.154    
                         clock uncertainty           -0.107    15.046    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    14.395    my_playback/bram_ball_hole/BRAM_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pdm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            pdm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.646     1.515    clk_m
    SLICE_X13Y103        FDRE                                         r  pdm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  pdm_counter_reg[3]/Q
                         net (fo=6, routed)           0.100     1.755    pdm_counter[3]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  pdm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    pdm_counter[4]_i_1_n_0
    SLICE_X12Y103        FDRE                                         r  pdm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.816     1.929    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.920     2.034    clk_m
    SLICE_X12Y103        FDRE                                         r  pdm_counter_reg[4]/C
                         clock pessimism             -0.506     1.528    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.121     1.649    pdm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.173      7.281      RAMB36_X1Y26     my_playback/bram_ball_bounce/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187    MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X11Y103    audio_sample_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X11Y103    audio_sample_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :         3100  Failing Endpoints,  Worst Slack       -4.665ns,  Total Violation    -3173.598ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.665ns  (required time - arrival time)
  Source:                 com_sprite_m/m2y/pdt_int_reg[4][5]_srl3_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/ram_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.979ns  (logic 8.053ns (44.790%)  route 9.926ns (55.210%))
  Logic Levels:           22  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 18.227 - 13.468 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, routed)           1.575     5.083    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.750 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.412    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        1.557     5.065    com_sprite_m/m2y/clk_pixel
    SLICE_X13Y55         FDRE                                         r  com_sprite_m/m2y/pdt_int_reg[4][5]_srl3_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  com_sprite_m/m2y/pdt_int_reg[4][5]_srl3_srlopt/Q
                         net (fo=7, routed)           0.679     6.200    com_sprite_m/m2y/pdt_int_reg[5]_28[5]
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  com_sprite_m/m2y/mapy_pipe[0][3]_i_99/O
                         net (fo=1, routed)           0.000     6.324    com_sprite_m/m2y/mapy_pipe[0][3]_i_99_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 r  com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.874    com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_89_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_73/O[2]
                         net (fo=2, routed)           0.800     7.913    com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_73_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I1_O)        0.331     8.244 r  com_sprite_m/m2y/mapy_pipe[0][3]_i_61/O
                         net (fo=2, routed)           0.866     9.110    com_sprite_m/m2y/mapy_pipe[0][3]_i_61_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331     9.441 r  com_sprite_m/m2y/mapy_pipe[0][3]_i_65/O
                         net (fo=1, routed)           0.000     9.441    com_sprite_m/m2y/mapy_pipe[0][3]_i_65_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.817 r  com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.817    com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_37_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.140 r  com_sprite_m/m2y/mapy_pipe_reg[0][3]_i_22/O[1]
                         net (fo=1, routed)           0.720    10.860    com_sprite_m/m1y/pos_y_320[13]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.306    11.166 r  com_sprite_m/m1y/mapy_pipe[0][3]_i_6/O
                         net (fo=1, routed)           0.000    11.166    com_sprite_m/m1y/mapy_pipe[0][3]_i_6_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.716 r  com_sprite_m/m1y/mapy_pipe_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.716    com_sprite_m/m1y/mapy_pipe_reg[0][3]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.029 r  com_sprite_m/m1y/mapy_pipe_reg[0][5]_i_1/O[3]
                         net (fo=1, routed)           0.683    12.711    com_sprite_m/m1y/pos_y_32[19]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    13.264 f  com_sprite_m/m1y/mapy_pipe_reg[0][7]_i_3/O[0]
                         net (fo=2, routed)           0.500    13.764    com_sprite_m/m1y/pos_y[19]
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.299    14.063 r  com_sprite_m/m1y/mapy_pipe[0][7]_i_4/O
                         net (fo=1, routed)           0.000    14.063    com_sprite_m/m1y/mapy_pipe[0][7]_i_4_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.703 r  com_sprite_m/m1y/mapy_pipe_reg[0][7]_i_2/O[3]
                         net (fo=3, routed)           0.959    15.663    com_sprite_m/m1y/mapy_pipe_reg[0][7]_i_2_n_4
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.306    15.969 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_27__1_comp_1/O
                         net (fo=1, routed)           0.000    15.969    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_27__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.216 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.625    16.841    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_27__1_0[0]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    17.553 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_9/O[2]
                         net (fo=9, routed)           1.065    18.617    com_sprite_m/m1x/image_addr0[1]
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.302    18.919 r  com_sprite_m/m1x/BRAM_reg_8192_8447_2_2_i_1/O
                         net (fo=96, routed)          0.694    19.613    com_sprite_m/imageBRO/BRAM_reg_13568_13823_2_2/A7
    SLICE_X8Y56          MUXF8 (Prop_muxf8_S_O)       0.283    19.896 r  com_sprite_m/imageBRO/BRAM_reg_13568_13823_2_2/F8/O
                         net (fo=1, routed)           1.030    20.926    com_sprite_m/imageBRO/BRAM_reg_13568_13823_2_2_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I0_O)        0.319    21.245 r  com_sprite_m/imageBRO/ram_data[2]_i_29/O
                         net (fo=1, routed)           0.759    22.004    com_sprite_m/imageBRO/ram_data[2]_i_29_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124    22.128 r  com_sprite_m/imageBRO/ram_data[2]_i_9/O
                         net (fo=1, routed)           0.548    22.675    com_sprite_m/imageBRO/ram_data[2]_i_9_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124    22.799 r  com_sprite_m/imageBRO/ram_data[2]_i_3__0/O
                         net (fo=1, routed)           0.000    22.799    com_sprite_m/imageBRO/ram_data[2]_i_3__0_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245    23.044 r  com_sprite_m/imageBRO/ram_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    23.044    com_sprite_m/imageBRO/ram_data0[2]
    SLICE_X11Y69         FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.797 r  mbf/O
                         net (fo=2, routed)           1.457    18.255    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    15.125 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.706    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.797 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        1.430    18.227    com_sprite_m/imageBRO/clk_pixel
    SLICE_X11Y69         FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[2]/C
                         clock pessimism              0.257    18.484    
                         clock uncertainty           -0.168    18.316    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)        0.064    18.380    com_sprite_m/imageBRO/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                 -4.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 com_sprite_m/m1y/pdt_int_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/m1y/pdt_int_reg[4][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.205%)  route 0.166ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.357 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.843    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        0.653     1.522    com_sprite_m/m1y/clk_pixel
    DSP48_X0Y21          DSP48E1                                      r  com_sprite_m/m1y/pdt_int_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.648 r  com_sprite_m/m1y/pdt_int_reg[2]/P[2]
                         net (fo=1, routed)           0.166     1.814    com_sprite_m/m1y/pdt_int_reg_n_103_[2]
    SLICE_X10Y49         SRL16E                                       r  com_sprite_m/m1y/pdt_int_reg[4][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.817     1.930    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.555 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.085    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        0.837     1.950    com_sprite_m/m1y/clk_pixel
    SLICE_X10Y49         SRL16E                                       r  com_sprite_m/m1y/pdt_int_reg[4][2]_srl2/CLK
                         clock pessimism             -0.245     1.705    
    SLICE_X10Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.799    com_sprite_m/m1y/pdt_int_reg[4][2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y10     gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y6       com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X2Y6       com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_out_audio_clk_wiz

Setup :          108  Failing Endpoints,  Worst Slack       -5.270ns,  Total Violation     -546.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.270ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        3.854ns  (logic 0.766ns (19.874%)  route 3.088ns (80.126%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 3331.458 - 3326.623 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 3331.916 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972  3330.011    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mbf/O
                         net (fo=2, routed)           1.575  3331.682    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  3328.350 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  3330.011    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        1.809  3331.916    gameplay_module/clk_pixel
    SLICE_X6Y100         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518  3332.434 f  gameplay_module/state_reg[0]/Q
                         net (fo=49, routed)          1.274  3333.708    gameplay_module/state_out[0]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124  3333.832 f  gameplay_module/counter[15]_i_4/O
                         net (fo=3, routed)           0.665  3334.497    gameplay_module/playing_back_hole_reg
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124  3334.621 r  gameplay_module/counter[15]_i_1/O
                         net (fo=97, routed)          1.150  3335.771    my_playback/p_0_in
    SLICE_X7Y92          FDRE                                         r  my_playback/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868  3329.861    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  3329.952 r  mbf/O
                         net (fo=2, routed)           1.455  3331.408    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133  3328.274 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587  3329.861    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3329.952 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.506  3331.458    my_playback/clk_m
    SLICE_X7Y92          FDRE                                         r  my_playback/counter_reg[0]/C
                         clock pessimism              0.179  3331.637    
                         clock uncertainty           -0.707  3330.929    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429  3330.500    my_playback/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       3330.501    
                         arrival time                       -3335.771    
  -------------------------------------------------------------------
                         slack                                 -5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/playing_back_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.254ns (20.689%)  route 0.974ns (79.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.357 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.843    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mhdmicw/clkout1_buf/O
                         net (fo=5409, routed)        0.675     1.544    gameplay_module/clk_pixel
    SLICE_X6Y100         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.708 f  gameplay_module/state_reg[0]/Q
                         net (fo=49, routed)          0.564     2.272    gameplay_module/state_out[0]
    SLICE_X6Y102         LUT4 (Prop_lut4_I3_O)        0.045     2.317 r  gameplay_module/playing_back_hole_i_2/O
                         net (fo=1, routed)           0.410     2.726    my_playback/playing_back_hole_reg_2
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.045     2.771 r  my_playback/playing_back_hole_i_1/O
                         net (fo=1, routed)           0.000     2.771    my_playback/playing_back_hole_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  my_playback/playing_back_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.816     1.929    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.949     2.063    my_playback/clk_m
    SLICE_X6Y102         FDRE                                         r  my_playback/playing_back_hole_reg/C
                         clock pessimism             -0.245     1.818    
                         clock uncertainty            0.707     2.525    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.120     2.645    my_playback/playing_back_hole_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.127    





