////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("MStar Confidential Information") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

#define SCA_TOOL_VERSION            "SN SCA V1.1.10 "

////////////////////////////////////////////////////////////////////////////////
// DRAM memory map
//
// Every Module Memory Mapping need 4 define,
// and check code in "msAPI_Memory_DumpMemoryMap"
// 1. XXX_AVAILABLE : For get avaialble memory start address
// 2. XXX_ADR       : Real Address with Alignment
// 3. XXX_GAP_CHK   : For Check Memory Gap, for avoid memory waste
// 4. XXX_LEN       : For the Memory size of this Module usage
////////////////////////////////////////////////////////////////////////////////
#define ENABLE_MIU_1                1
#define ENABLE_MIU_2                0
#define MIU_DRAM_LEN                0x0040000000
#define MIU_DRAM_LEN0               0x0020000000
#define MIU_DRAM_LEN1               0x0020000000
#define MIU_DRAM_LEN2               0x0000000000
#define MIU_INTERVAL                0x0080000000
#define CPU_ALIGN                   0x0000001000

////////////////////////////////////////////////////////////////////////////////
//MIU SETTING
////////////////////////////////////////////////////////////////////////////////
#define MIU0_GROUP_SELMIU                        1060:0800:9596:0000:0003:0000
#define MIU0_GROUP_PRIORITY                        1:0:2:3
#define MIU1_GROUP_SELMIU                        4E02:0479:0A41:0000:FFF8:0000
#define MIU1_GROUP_PRIORITY                        1:0:2:3
#define MIU2_GROUP_SELMIU                        0000:0000:0000:0000:0000:0000
#define MIU2_GROUP_PRIORITY                        0:0:0:0
////////////////////////////////////////////////////////////////////////////////
//MEMORY TYPE
////////////////////////////////////////////////////////////////////////////////
#define MIU0                        (0x0000)
#define MIU1                        (0x0001)
#define MIU2                        (0x0002)

#define TYPE_NONE                   (0x0000 << 2)

#define UNCACHE                     (0x0001 << 2)
#define REMAPPING_TO_USER_SPACE     (0x0002 << 2)
#define CACHE                       (0x0004 << 2)
#define NONCACHE_BUFFERABLE         (0x0008 << 2)


#define CMA                         (0x0010 << 2)
//MIU_0_START
/* E_MMAP_ID_DUMMY2   */
#define E_MMAP_ID_DUMMY2_LAYER                                 0
#define E_MMAP_ID_DUMMY2_AVAILABLE                             0x0000000000
#define E_MMAP_ID_DUMMY2_ADR                                   0x0000000000  //Alignment 0
#define E_MMAP_ID_DUMMY2_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY2_LEN                                   0x0000200000
#define E_MMAP_ID_DUMMY2_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY2_CMA_HID                               0

/* E_MMAP_ID_PM51_VAR_MEM   */
#define E_MMAP_ID_PM51_VAR_MEM_LAYER                           1
#define E_MMAP_ID_PM51_VAR_MEM_AVAILABLE                       0x0000000000
#define E_MMAP_ID_PM51_VAR_MEM_ADR                             0x0000000000  //Alignment 0x01000
#define E_MMAP_ID_PM51_VAR_MEM_GAP_CHK                         0x0000000000
#define E_MMAP_ID_PM51_VAR_MEM_LEN                             0x0000001000
#define E_MMAP_ID_PM51_VAR_MEM_MEMORY_TYPE                     (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_PM51_VAR_MEM_CMA_HID                         0

/* E_MMAP_ID_PM51_USAGE_MEM   */
#define E_MMAP_ID_PM51_USAGE_MEM_LAYER                         1
#define E_MMAP_ID_PM51_USAGE_MEM_AVAILABLE                     0x0000001000
#define E_MMAP_ID_PM51_USAGE_MEM_ADR                           0x0000010000  //Alignment 0x10000
#define E_MMAP_ID_PM51_USAGE_MEM_GAP_CHK                       0x000000F000
#define E_MMAP_ID_PM51_USAGE_MEM_LEN                           0x0000010000
#define E_MMAP_ID_PM51_USAGE_MEM_MEMORY_TYPE                   (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_PM51_USAGE_MEM_CMA_HID                       0

/* E_MMAP_ID_DMX_VQUEUE   */
#define E_MMAP_ID_DMX_VQUEUE_LAYER                             1
#define E_MMAP_ID_DMX_VQUEUE_AVAILABLE                         0x0000020000
#define E_MMAP_ID_DMX_VQUEUE_ADR                               0x0000020000  //Alignment 0x01000
#define E_MMAP_ID_DMX_VQUEUE_GAP_CHK                           0x0000000000
#define E_MMAP_ID_DMX_VQUEUE_LEN                               0x0000080000
#define E_MMAP_ID_DMX_VQUEUE_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DMX_VQUEUE_CMA_HID                           0

/* E_MMAP_ID_DMX_SECBUF   */
#define E_MMAP_ID_DMX_SECBUF_LAYER                             1
#define E_MMAP_ID_DMX_SECBUF_AVAILABLE                         0x00000A0000
#define E_MMAP_ID_DMX_SECBUF_ADR                               0x00000A0000  //Alignment 0x01000
#define E_MMAP_ID_DMX_SECBUF_GAP_CHK                           0x0000000000
#define E_MMAP_ID_DMX_SECBUF_LEN                               0x0000070000
#define E_MMAP_ID_DMX_SECBUF_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DMX_SECBUF_CMA_HID                           0

/* E_MST_GOP_REGDMA   */
#define E_MST_GOP_REGDMA_LAYER                                 1
#define E_MST_GOP_REGDMA_AVAILABLE                             0x0000110000
#define E_MST_GOP_REGDMA_ADR                                   0x0000110000  //Alignment 0x01000
#define E_MST_GOP_REGDMA_GAP_CHK                               0x0000000000
#define E_MST_GOP_REGDMA_LEN                                   0x0000001000
#define E_MST_GOP_REGDMA_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MST_GOP_REGDMA_CMA_HID                               0

/* E_MMAP_ID_XC_2DTO3D_DD_BUF   */
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_LAYER                       1
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_AVAILABLE                   0x0000111000
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_ADR                         0x0000111000  //Alignment 0x01000
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_GAP_CHK                     0x0000000000
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_LEN                         0x0000010000
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_MEMORY_TYPE                 (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_XC_2DTO3D_DD_BUF_CMA_HID                     0

/* E_MMAP_ID_XC_2DTO3D_DR_BUF   */
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_LAYER                       1
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_AVAILABLE                   0x0000121000
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_ADR                         0x0000121000  //Alignment 0x01000
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_GAP_CHK                     0x0000000000
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_LEN                         0x0000006000
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_MEMORY_TYPE                 (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_XC_2DTO3D_DR_BUF_CMA_HID                     0

/* E_MMAP_ID_XC_DS   */
#define E_MMAP_ID_XC_DS_LAYER                                  1
#define E_MMAP_ID_XC_DS_AVAILABLE                              0x0000127000
#define E_MMAP_ID_XC_DS_ADR                                    0x0000127000  //Alignment 0x01000
#define E_MMAP_ID_XC_DS_GAP_CHK                                0x0000000000
#define E_MMAP_ID_XC_DS_LEN                                    0x0000002000
#define E_MMAP_ID_XC_DS_MEMORY_TYPE                            (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_XC_DS_CMA_HID                                0

/* E_MMAP_ID_XC_MLOAD   */
#define E_MMAP_ID_XC_MLOAD_LAYER                               1
#define E_MMAP_ID_XC_MLOAD_AVAILABLE                           0x0000129000
#define E_MMAP_ID_XC_MLOAD_ADR                                 0x0000129000  //Alignment 0x01000
#define E_MMAP_ID_XC_MLOAD_GAP_CHK                             0x0000000000
#define E_MMAP_ID_XC_MLOAD_LEN                                 0x0000096000
#define E_MMAP_ID_XC_MLOAD_MEMORY_TYPE                         (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_XC_MLOAD_CMA_HID                             0

/* E_MMAP_ID_CMDQ   */
#define E_MMAP_ID_CMDQ_LAYER                                   1
#define E_MMAP_ID_CMDQ_AVAILABLE                               0x00001BF000
#define E_MMAP_ID_CMDQ_ADR                                     0x00001BF000  //Alignment 0x01000
#define E_MMAP_ID_CMDQ_GAP_CHK                                 0x0000000000
#define E_MMAP_ID_CMDQ_LEN                                     0x0000001000
#define E_MMAP_ID_CMDQ_MEMORY_TYPE                             (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_CMDQ_CMA_HID                                 0

/* E_LX_MEM   */
#define E_LX_MEM_LAYER                                         0
#define E_LX_MEM_AVAILABLE                                     0x0000200000
#define E_LX_MEM_ADR                                           0x0000200000  //Alignment 0x100000
#define E_LX_MEM_GAP_CHK                                       0x0000000000
#define E_LX_MEM_LEN                                           0x001EC00000
#define E_LX_MEM_MEMORY_TYPE                                   (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_LX_MEM_CMA_HID                                       0

/* E_MMAP_ID_KERNEL_RANGE0   */
#define E_MMAP_ID_KERNEL_RANGE0_LAYER                          1
#define E_MMAP_ID_KERNEL_RANGE0_AVAILABLE                      0x0000200000
#define E_MMAP_ID_KERNEL_RANGE0_ADR                            0x0000200000  //Alignment 0
#define E_MMAP_ID_KERNEL_RANGE0_GAP_CHK                        0x0000000000
#define E_MMAP_ID_KERNEL_RANGE0_LEN                            0x0007E00000
#define E_MMAP_ID_KERNEL_RANGE0_MEMORY_TYPE                    (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_KERNEL_RANGE0_CMA_HID                        0

/* E_MMAP_ID_KERNEL_RANGE1   */
#define E_MMAP_ID_KERNEL_RANGE1_LAYER                          2
#define E_MMAP_ID_KERNEL_RANGE1_AVAILABLE                      0x0000200000
#define E_MMAP_ID_KERNEL_RANGE1_ADR                            0x0000200000  //Alignment 0
#define E_MMAP_ID_KERNEL_RANGE1_GAP_CHK                        0x0000000000
#define E_MMAP_ID_KERNEL_RANGE1_LEN                            0x0007E00000
#define E_MMAP_ID_KERNEL_RANGE1_MEMORY_TYPE                    (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_KERNEL_RANGE1_CMA_HID                        0

/* E_MMAP_ID_RETURN_ENUM0   */
#define E_MMAP_ID_RETURN_ENUM0_LAYER                           2
#define E_MMAP_ID_RETURN_ENUM0_AVAILABLE                       0x0008000000
#define E_MMAP_ID_RETURN_ENUM0_ADR                             0x0008000000  //Alignment 0x01000
#define E_MMAP_ID_RETURN_ENUM0_GAP_CHK                         0x0000000000
#define E_MMAP_ID_RETURN_ENUM0_LEN                             0x0002C00000
#define E_MMAP_ID_RETURN_ENUM0_MEMORY_TYPE                     (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_RETURN_ENUM0_CMA_HID                         26

/* E_MMAP_ID_VDEC_XC_STR_MBOOT   */
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_LAYER                      2
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_AVAILABLE                  0x000AC00000
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_ADR                        0x000AC00000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_GAP_CHK                    0x0000000000
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_LEN                        0x0003000000
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_MEMORY_TYPE                (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDEC_XC_STR_MBOOT_CMA_HID                    20

/* E_MMAP_ID_OTHERS   */
#define E_MMAP_ID_OTHERS_LAYER                                 2
#define E_MMAP_ID_OTHERS_AVAILABLE                             0x000DC00000
#define E_MMAP_ID_OTHERS_ADR                                   0x000DC00000  //Alignment 0
#define E_MMAP_ID_OTHERS_GAP_CHK                               0x0000000000
#define E_MMAP_ID_OTHERS_LEN                                   0x0003800000
#define E_MMAP_ID_OTHERS_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_OTHERS_CMA_HID                               23

/* E_MMAP_ID_KERNEL_RANGE2   */
#define E_MMAP_ID_KERNEL_RANGE2_LAYER                          3
#define E_MMAP_ID_KERNEL_RANGE2_AVAILABLE                      0x0000200000
#define E_MMAP_ID_KERNEL_RANGE2_ADR                            0x0000200000  //Alignment 0
#define E_MMAP_ID_KERNEL_RANGE2_GAP_CHK                        0x0000000000
#define E_MMAP_ID_KERNEL_RANGE2_LEN                            0x0007E00000
#define E_MMAP_ID_KERNEL_RANGE2_MEMORY_TYPE                    (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_KERNEL_RANGE2_CMA_HID                        0

/* E_MMAP_ID_KERNEL_RANGE3   */
#define E_MMAP_ID_KERNEL_RANGE3_LAYER                          4
#define E_MMAP_ID_KERNEL_RANGE3_AVAILABLE                      0x0000200000
#define E_MMAP_ID_KERNEL_RANGE3_ADR                            0x0000200000  //Alignment 0
#define E_MMAP_ID_KERNEL_RANGE3_GAP_CHK                        0x0000000000
#define E_MMAP_ID_KERNEL_RANGE3_LEN                            0x0007E00000
#define E_MMAP_ID_KERNEL_RANGE3_MEMORY_TYPE                    (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_KERNEL_RANGE3_CMA_HID                        0

/* E_MMAP_ID_DUMMY21   */
#define E_MMAP_ID_DUMMY21_LAYER                                1
#define E_MMAP_ID_DUMMY21_AVAILABLE                            0x0008000000
#define E_MMAP_ID_DUMMY21_ADR                                  0x0008000000  //Alignment 0
#define E_MMAP_ID_DUMMY21_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DUMMY21_LEN                                  0x0005C00000
#define E_MMAP_ID_DUMMY21_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY21_CMA_HID                              0

/* E_MMAP_ID_TTX   */
#define E_MMAP_ID_TTX_LAYER                                    1
#define E_MMAP_ID_TTX_AVAILABLE                                0x000DC00000
#define E_MMAP_ID_TTX_ADR                                      0x000DC00000  //Alignment 0x01000
#define E_MMAP_ID_TTX_GAP_CHK                                  0x0000000000
#define E_MMAP_ID_TTX_LEN                                      0x0000100000
#define E_MMAP_ID_TTX_MEMORY_TYPE                              (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_TTX_CMA_HID                                  0

/* E_MMAP_ID_MHEG5_BUFFER   */
#define E_MMAP_ID_MHEG5_BUFFER_LAYER                           1
#define E_MMAP_ID_MHEG5_BUFFER_AVAILABLE                       0x000DD00000
#define E_MMAP_ID_MHEG5_BUFFER_ADR                             0x000DD00000  //Alignment 0x01000
#define E_MMAP_ID_MHEG5_BUFFER_GAP_CHK                         0x0000000000
#define E_MMAP_ID_MHEG5_BUFFER_LEN                             0x0000B80000
#define E_MMAP_ID_MHEG5_BUFFER_MEMORY_TYPE                     (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MHEG5_BUFFER_CMA_HID                         0

/* E_MMAP_ID_PVR_DOWNLOAD   */
#define E_MMAP_ID_PVR_DOWNLOAD_LAYER                           1
#define E_MMAP_ID_PVR_DOWNLOAD_AVAILABLE                       0x000E880000
#define E_MMAP_ID_PVR_DOWNLOAD_ADR                             0x000E880000  //Alignment 0x01000
#define E_MMAP_ID_PVR_DOWNLOAD_GAP_CHK                         0x0000000000
#define E_MMAP_ID_PVR_DOWNLOAD_LEN                             0x0000480000
#define E_MMAP_ID_PVR_DOWNLOAD_MEMORY_TYPE                     (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_PVR_DOWNLOAD_CMA_HID                         0

/* E_MMAP_ID_PVR_UPLOAD   */
#define E_MMAP_ID_PVR_UPLOAD_LAYER                             1
#define E_MMAP_ID_PVR_UPLOAD_AVAILABLE                         0x000ED00000
#define E_MMAP_ID_PVR_UPLOAD_ADR                               0x000ED00000  //Alignment 0x01000
#define E_MMAP_ID_PVR_UPLOAD_GAP_CHK                           0x0000000000
#define E_MMAP_ID_PVR_UPLOAD_LEN                               0x0000120000
#define E_MMAP_ID_PVR_UPLOAD_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_PVR_UPLOAD_CMA_HID                           0

/* E_MMAP_ID_PVR_BUFFER   */
#define E_MMAP_ID_PVR_BUFFER_LAYER                             1
#define E_MMAP_ID_PVR_BUFFER_AVAILABLE                         0x000EE20000
#define E_MMAP_ID_PVR_BUFFER_ADR                               0x000EE20000  //Alignment 0x01000
#define E_MMAP_ID_PVR_BUFFER_GAP_CHK                           0x0000000000
#define E_MMAP_ID_PVR_BUFFER_LEN                               0x0000040000
#define E_MMAP_ID_PVR_BUFFER_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_PVR_BUFFER_CMA_HID                           0

/* E_DFB_FRAMEBUFFER   */
#define E_DFB_FRAMEBUFFER_LAYER                                1
#define E_DFB_FRAMEBUFFER_AVAILABLE                            0x000EE60000
#define E_DFB_FRAMEBUFFER_ADR                                  0x000EE60000  //Alignment 0x01000
#define E_DFB_FRAMEBUFFER_GAP_CHK                              0x0000000000
#define E_DFB_FRAMEBUFFER_LEN                                  0x0002300000
#define E_DFB_FRAMEBUFFER_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_DFB_FRAMEBUFFER_CMA_HID                              0

/* E_MMAP_ID_COMB_3D_BUF   */
#define E_MMAP_ID_COMB_3D_BUF_LAYER                            4
#define E_MMAP_ID_COMB_3D_BUF_AVAILABLE                        0x0008000000
#define E_MMAP_ID_COMB_3D_BUF_ADR                              0x0008000000  //Alignment 0x01000
#define E_MMAP_ID_COMB_3D_BUF_GAP_CHK                          0x0000000000
#define E_MMAP_ID_COMB_3D_BUF_LEN                              0x0000400000
#define E_MMAP_ID_COMB_3D_BUF_MEMORY_TYPE                      (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_COMB_3D_BUF_CMA_HID                          26

/* E_MMAP_ID_DUMMY1   */
#define E_MMAP_ID_DUMMY1_LAYER                                 4
#define E_MMAP_ID_DUMMY1_AVAILABLE                             0x0008400000
#define E_MMAP_ID_DUMMY1_ADR                                   0x0008400000  //Alignment 0
#define E_MMAP_ID_DUMMY1_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY1_LEN                                   0x0001A00000
#define E_MMAP_ID_DUMMY1_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY1_CMA_HID                               0

/* E_MMAP_ID_VDPLAYER_DATA   */
#define E_MMAP_ID_VDPLAYER_DATA_LAYER                          4
#define E_MMAP_ID_VDPLAYER_DATA_AVAILABLE                      0x0009E00000
#define E_MMAP_ID_VDPLAYER_DATA_ADR                            0x0009E00000  //Alignment 0
#define E_MMAP_ID_VDPLAYER_DATA_GAP_CHK                        0x0000000000
#define E_MMAP_ID_VDPLAYER_DATA_LEN                            0x0000380000
#define E_MMAP_ID_VDPLAYER_DATA_MEMORY_TYPE                    (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDPLAYER_DATA_CMA_HID                        26

/* E_MMAP_ID_VDPLAYER_BITSTREAM   */
#define E_MMAP_ID_VDPLAYER_BITSTREAM_LAYER                     4
#define E_MMAP_ID_VDPLAYER_BITSTREAM_AVAILABLE                 0x000A180000
#define E_MMAP_ID_VDPLAYER_BITSTREAM_ADR                       0x000A180000  //Alignment 0
#define E_MMAP_ID_VDPLAYER_BITSTREAM_GAP_CHK                   0x0000000000
#define E_MMAP_ID_VDPLAYER_BITSTREAM_LEN                       0x0000400000
#define E_MMAP_ID_VDPLAYER_BITSTREAM_MEMORY_TYPE               (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDPLAYER_BITSTREAM_CMA_HID                   26

/* E_MMAP_ID_DUMMY14   */
#define E_MMAP_ID_DUMMY14_LAYER                                4
#define E_MMAP_ID_DUMMY14_AVAILABLE                            0x000A580000
#define E_MMAP_ID_DUMMY14_ADR                                  0x000A580000  //Alignment 0x01000
#define E_MMAP_ID_DUMMY14_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DUMMY14_LEN                                  0x0000680000
#define E_MMAP_ID_DUMMY14_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY14_CMA_HID                              0

/* E_MMAP_ID_XC_SELF   */
#define E_MMAP_ID_XC_SELF_LAYER                                4
#define E_MMAP_ID_XC_SELF_AVAILABLE                            0x000AC00000
#define E_MMAP_ID_XC_SELF_ADR                                  0x000AC00000  //Alignment 0x100000
#define E_MMAP_ID_XC_SELF_GAP_CHK                              0x0000000000
#define E_MMAP_ID_XC_SELF_LEN                                  0x0003000000
#define E_MMAP_ID_XC_SELF_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_XC_SELF_CMA_HID                              20

/* E_MMAP_ID_DTMB_IL_BUF   */
#define E_MMAP_ID_DTMB_IL_BUF_LAYER                            3
#define E_MMAP_ID_DTMB_IL_BUF_AVAILABLE                        0x0008000000
#define E_MMAP_ID_DTMB_IL_BUF_ADR                              0x0008000000  //Alignment 0
#define E_MMAP_ID_DTMB_IL_BUF_GAP_CHK                          0x0000000000
#define E_MMAP_ID_DTMB_IL_BUF_LEN                              0x0000500000
#define E_MMAP_ID_DTMB_IL_BUF_MEMORY_TYPE                      (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_DTMB_IL_BUF_CMA_HID                          26

/* E_MMAP_ID_GOP_FB   */
#define E_MMAP_ID_GOP_FB_LAYER                                 3
#define E_MMAP_ID_GOP_FB_AVAILABLE                             0x0008500000
#define E_MMAP_ID_GOP_FB_ADR                                   0x0008500000  //Alignment 0x01000
#define E_MMAP_ID_GOP_FB_GAP_CHK                               0x0000000000
#define E_MMAP_ID_GOP_FB_LEN                                   0x0001900000
#define E_MMAP_ID_GOP_FB_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_GOP_FB_CMA_HID                               26

/* E_DFB_JPD_WRITE   */
#define E_DFB_JPD_WRITE_LAYER                                  3
#define E_DFB_JPD_WRITE_AVAILABLE                              0x0009E00000
#define E_DFB_JPD_WRITE_ADR                                    0x0009E00000  //Alignment 0x01000
#define E_DFB_JPD_WRITE_GAP_CHK                                0x0000000000
#define E_DFB_JPD_WRITE_LEN                                    0x0000800000
#define E_DFB_JPD_WRITE_MEMORY_TYPE                            (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_DFB_JPD_WRITE_CMA_HID                                26

/* E_DFB_JPD_INTERNAL   */
#define E_DFB_JPD_INTERNAL_LAYER                               3
#define E_DFB_JPD_INTERNAL_AVAILABLE                           0x000A600000
#define E_DFB_JPD_INTERNAL_ADR                                 0x000A600000  //Alignment 0x01000
#define E_DFB_JPD_INTERNAL_GAP_CHK                             0x0000000000
#define E_DFB_JPD_INTERNAL_LEN                                 0x0000500000
#define E_DFB_JPD_INTERNAL_MEMORY_TYPE                         (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_DFB_JPD_INTERNAL_CMA_HID                             26

/* E_DFB_JPD_READ   */
#define E_DFB_JPD_READ_LAYER                                   3
#define E_DFB_JPD_READ_AVAILABLE                               0x000AB00000
#define E_DFB_JPD_READ_ADR                                     0x000AB00000  //Alignment 0x01000
#define E_DFB_JPD_READ_GAP_CHK                                 0x0000000000
#define E_DFB_JPD_READ_LEN                                     0x0000100000
#define E_DFB_JPD_READ_MEMORY_TYPE                             (MIU0 | TYPE_NONE | UNCACHE | CMA)
#define E_DFB_JPD_READ_CMA_HID                                 26

/* E_MMAP_ID_MBOOT_MEM_USAGE   */
#define E_MMAP_ID_MBOOT_MEM_USAGE_LAYER                        3
#define E_MMAP_ID_MBOOT_MEM_USAGE_AVAILABLE                    0x000AC00000
#define E_MMAP_ID_MBOOT_MEM_USAGE_ADR                          0x000AC00000  //Alignment 0
#define E_MMAP_ID_MBOOT_MEM_USAGE_GAP_CHK                      0x0000000000
#define E_MMAP_ID_MBOOT_MEM_USAGE_LEN                          0x0002100000
#define E_MMAP_ID_MBOOT_MEM_USAGE_MEMORY_TYPE                  (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MBOOT_MEM_USAGE_CMA_HID                      0

/* E_MMAP_ID_DUMMY6   */
#define E_MMAP_ID_DUMMY6_LAYER                                 0
#define E_MMAP_ID_DUMMY6_AVAILABLE                             0x001EE00000
#define E_MMAP_ID_DUMMY6_ADR                                   0x001EE00000  //Alignment 0
#define E_MMAP_ID_DUMMY6_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY6_LEN                                   0x0001200000
#define E_MMAP_ID_DUMMY6_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY6_CMA_HID                               0

/* E_EMAC_MEM   */
#define E_EMAC_MEM_LAYER                                       1
#define E_EMAC_MEM_AVAILABLE                                   0x001EE00000
#define E_EMAC_MEM_ADR                                         0x001EE00000  //Alignment 0
#define E_EMAC_MEM_GAP_CHK                                     0x0000000000
#define E_EMAC_MEM_LEN                                         0x0000100000
#define E_EMAC_MEM_MEMORY_TYPE                                 (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_EMAC_MEM_CMA_HID                                     0

/* E_MMAP_ID_MAD_R2   */
#define E_MMAP_ID_MAD_R2_LAYER                                 1
#define E_MMAP_ID_MAD_R2_AVAILABLE                             0x001EF00000
#define E_MMAP_ID_MAD_R2_ADR                                   0x001EF00000  //Alignment 0x01000
#define E_MMAP_ID_MAD_R2_GAP_CHK                               0x0000000000
#define E_MMAP_ID_MAD_R2_LEN                                   0x0000000000
#define E_MMAP_ID_MAD_R2_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MAD_R2_CMA_HID                               0

/* E_MMAP_ID_MAD_SE   */
#define E_MMAP_ID_MAD_SE_LAYER                                 1
#define E_MMAP_ID_MAD_SE_AVAILABLE                             0x001EF00000
#define E_MMAP_ID_MAD_SE_ADR                                   0x001EF00000  //Alignment 0x01000
#define E_MMAP_ID_MAD_SE_GAP_CHK                               0x0000000000
#define E_MMAP_ID_MAD_SE_LEN                                   0x0000280000
#define E_MMAP_ID_MAD_SE_MEMORY_TYPE                           (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MAD_SE_CMA_HID                               0

/* E_MMAP_ID_MAD_DEC   */
#define E_MMAP_ID_MAD_DEC_LAYER                                1
#define E_MMAP_ID_MAD_DEC_AVAILABLE                            0x001F180000
#define E_MMAP_ID_MAD_DEC_ADR                                  0x001F180000  //Alignment 0x01000
#define E_MMAP_ID_MAD_DEC_GAP_CHK                              0x0000000000
#define E_MMAP_ID_MAD_DEC_LEN                                  0x0000000000
#define E_MMAP_ID_MAD_DEC_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MAD_DEC_CMA_HID                              0

/* E_MMAP_ID_MAD_COMMON   */
#define E_MMAP_ID_MAD_COMMON_LAYER                             1
#define E_MMAP_ID_MAD_COMMON_AVAILABLE                         0x001F180000
#define E_MMAP_ID_MAD_COMMON_ADR                               0x001F180000  //Alignment 0x01000
#define E_MMAP_ID_MAD_COMMON_GAP_CHK                           0x0000000000
#define E_MMAP_ID_MAD_COMMON_LEN                               0x0000200000
#define E_MMAP_ID_MAD_COMMON_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_MAD_COMMON_CMA_HID                           0

/* E_MST_GEVQ   */
#define E_MST_GEVQ_LAYER                                       1
#define E_MST_GEVQ_AVAILABLE                                   0x001F380000
#define E_MST_GEVQ_ADR                                         0x001F380000  //Alignment 0x01000
#define E_MST_GEVQ_GAP_CHK                                     0x0000000000
#define E_MST_GEVQ_LEN                                         0x0000040000
#define E_MST_GEVQ_MEMORY_TYPE                                 (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MST_GEVQ_CMA_HID                                     0

/* E_MMAP_ID_BOOTLOGO_BUFFER   */
#define E_MMAP_ID_BOOTLOGO_BUFFER_LAYER                        1
#define E_MMAP_ID_BOOTLOGO_BUFFER_AVAILABLE                    0x001F3C0000
#define E_MMAP_ID_BOOTLOGO_BUFFER_ADR                          0x001F3C0000  //Alignment 0x01000
#define E_MMAP_ID_BOOTLOGO_BUFFER_GAP_CHK                      0x0000000000
#define E_MMAP_ID_BOOTLOGO_BUFFER_LEN                          0x0000400000
#define E_MMAP_ID_BOOTLOGO_BUFFER_MEMORY_TYPE                  (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_BOOTLOGO_BUFFER_CMA_HID                      0

/* E_MMAP_ID_NUTTX_MEM   */
#define E_MMAP_ID_NUTTX_MEM_LAYER                              1
#define E_MMAP_ID_NUTTX_MEM_AVAILABLE                          0x001F7C0000
#define E_MMAP_ID_NUTTX_MEM_ADR                                0x001F7C0000  //Alignment 0x10000
#define E_MMAP_ID_NUTTX_MEM_GAP_CHK                            0x0000000000
#define E_MMAP_ID_NUTTX_MEM_LEN                                0x0000500000
#define E_MMAP_ID_NUTTX_MEM_MEMORY_TYPE                        (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_NUTTX_MEM_CMA_HID                            0

/* E_MMAP_ID_HW_AES_BUF   */
#define E_MMAP_ID_HW_AES_BUF_LAYER                             1
#define E_MMAP_ID_HW_AES_BUF_AVAILABLE                         0x001FCC0000
#define E_MMAP_ID_HW_AES_BUF_ADR                               0x001FCC0000  //Alignment 0
#define E_MMAP_ID_HW_AES_BUF_GAP_CHK                           0x0000000000
#define E_MMAP_ID_HW_AES_BUF_LEN                               0x00000C0000
#define E_MMAP_ID_HW_AES_BUF_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_HW_AES_BUF_CMA_HID                           0

/* E_SECURE_SHM   */
#define E_SECURE_SHM_LAYER                                     1
#define E_SECURE_SHM_AVAILABLE                                 0x001FD80000
#define E_SECURE_SHM_ADR                                       0x001FD80000  //Alignment 0x01000
#define E_SECURE_SHM_GAP_CHK                                   0x0000000000
#define E_SECURE_SHM_LEN                                       0x0000100000
#define E_SECURE_SHM_MEMORY_TYPE                               (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_SECURE_SHM_CMA_HID                                   0

/* E_SECURE_UPDATE_AREA   */
#define E_SECURE_UPDATE_AREA_LAYER                             1
#define E_SECURE_UPDATE_AREA_AVAILABLE                         0x001FE80000
#define E_SECURE_UPDATE_AREA_ADR                               0x001FE80000  //Alignment 0x01000
#define E_SECURE_UPDATE_AREA_GAP_CHK                           0x0000000000
#define E_SECURE_UPDATE_AREA_LEN                               0x0000000000
#define E_SECURE_UPDATE_AREA_MEMORY_TYPE                       (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_SECURE_UPDATE_AREA_CMA_HID                           0

/* E_MMAP_ID_DUMMY12   */
#define E_MMAP_ID_DUMMY12_LAYER                                2
#define E_MMAP_ID_DUMMY12_AVAILABLE                            0x001EE00000
#define E_MMAP_ID_DUMMY12_ADR                                  0x001EE00000  //Alignment 0x01000
#define E_MMAP_ID_DUMMY12_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DUMMY12_LEN                                  0x0000100000
#define E_MMAP_ID_DUMMY12_MEMORY_TYPE                          (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY12_CMA_HID                              0

/* E_MMAP_ID_RECOVERY_BUFFER   */
#define E_MMAP_ID_RECOVERY_BUFFER_LAYER                        2
#define E_MMAP_ID_RECOVERY_BUFFER_AVAILABLE                    0x001EF00000
#define E_MMAP_ID_RECOVERY_BUFFER_ADR                          0x001EF00000  //Alignment 0x01000
#define E_MMAP_ID_RECOVERY_BUFFER_GAP_CHK                      0x0000000000
#define E_MMAP_ID_RECOVERY_BUFFER_LEN                          0x0001000000
#define E_MMAP_ID_RECOVERY_BUFFER_MEMORY_TYPE                  (MIU0 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_RECOVERY_BUFFER_CMA_HID                      0

//MIU_1_START
/* E_MMAP_ID_DUMMY9   */
#define E_MMAP_ID_DUMMY9_LAYER                                 0
#define E_MMAP_ID_DUMMY9_AVAILABLE                             0x0000000000
#define E_MMAP_ID_DUMMY9_ADR                                   0x0000000000  //Alignment 0
#define E_MMAP_ID_DUMMY9_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY9_LEN                                   0x0000400000
#define E_MMAP_ID_DUMMY9_MEMORY_TYPE                           (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY9_CMA_HID                               0

/* E_MMAP_ID_VDEC_CPU   */
#define E_MMAP_ID_VDEC_CPU_LAYER                               1
#define E_MMAP_ID_VDEC_CPU_AVAILABLE                           0x0000000000
#define E_MMAP_ID_VDEC_CPU_ADR                                 0x0000000000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_CPU_GAP_CHK                             0x0000000000
#define E_MMAP_ID_VDEC_CPU_LEN                                 0x0000200000
#define E_MMAP_ID_VDEC_CPU_MEMORY_TYPE                         (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_VDEC_CPU_CMA_HID                             0

/* E_MMAP_ID_VDEC_SHARE_MEM   */
#define E_MMAP_ID_VDEC_SHARE_MEM_LAYER                         1
#define E_MMAP_ID_VDEC_SHARE_MEM_AVAILABLE                     0x0000200000
#define E_MMAP_ID_VDEC_SHARE_MEM_ADR                           0x0000200000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_SHARE_MEM_GAP_CHK                       0x0000000000
#define E_MMAP_ID_VDEC_SHARE_MEM_LEN                           0x0000040000
#define E_MMAP_ID_VDEC_SHARE_MEM_MEMORY_TYPE                   (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_VDEC_SHARE_MEM_CMA_HID                       0

/* E_MMAP_ID_CC   */
#define E_MMAP_ID_CC_LAYER                                     1
#define E_MMAP_ID_CC_AVAILABLE                                 0x0000240000
#define E_MMAP_ID_CC_ADR                                       0x0000240000  //Alignment 0x01000
#define E_MMAP_ID_CC_GAP_CHK                                   0x0000000000
#define E_MMAP_ID_CC_LEN                                       0x0000040000
#define E_MMAP_ID_CC_MEMORY_TYPE                               (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_CC_CMA_HID                                   0

/* E_LX_MEM2   */
#define E_LX_MEM2_LAYER                                        0
#define E_LX_MEM2_AVAILABLE                                    0x0000400000
#define E_LX_MEM2_ADR                                          0x0000400000  //Alignment 0x100000
#define E_LX_MEM2_GAP_CHK                                      0x0000000000
#define E_LX_MEM2_LEN                                          0x001FC00000
#define E_LX_MEM2_MEMORY_TYPE                                  (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_LX_MEM2_CMA_HID                                      0

/* E_MMAP_ID_RETURN_ENUM2   */
#define E_MMAP_ID_RETURN_ENUM2_LAYER                           2
#define E_MMAP_ID_RETURN_ENUM2_AVAILABLE                       0x0000400000
#define E_MMAP_ID_RETURN_ENUM2_ADR                             0x0000400000  //Alignment 0x100000
#define E_MMAP_ID_RETURN_ENUM2_GAP_CHK                         0x0000000000
#define E_MMAP_ID_RETURN_ENUM2_LEN                             0x0001400000
#define E_MMAP_ID_RETURN_ENUM2_MEMORY_TYPE                     (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_RETURN_ENUM2_CMA_HID                         27

/* E_MMAP_ID_VDEC_XC1   */
#define E_MMAP_ID_VDEC_XC1_LAYER                               2
#define E_MMAP_ID_VDEC_XC1_AVAILABLE                           0x0001800000
#define E_MMAP_ID_VDEC_XC1_ADR                                 0x0001800000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_XC1_GAP_CHK                             0x0000000000
#define E_MMAP_ID_VDEC_XC1_LEN                                 0x0007000000
#define E_MMAP_ID_VDEC_XC1_MEMORY_TYPE                         (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDEC_XC1_CMA_HID                             19

/* E_MMAP_ID_RETURN_ENUM   */
#define E_MMAP_ID_RETURN_ENUM_LAYER                            2
#define E_MMAP_ID_RETURN_ENUM_AVAILABLE                        0x0008800000
#define E_MMAP_ID_RETURN_ENUM_ADR                              0x0008800000  //Alignment 0x01000
#define E_MMAP_ID_RETURN_ENUM_GAP_CHK                          0x0000000000
#define E_MMAP_ID_RETURN_ENUM_LEN                              0x0002000000
#define E_MMAP_ID_RETURN_ENUM_MEMORY_TYPE                      (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_RETURN_ENUM_CMA_HID                          25

/* E_MMAP_ID_VDEC_BITSTREAM   */
#define E_MMAP_ID_VDEC_BITSTREAM_LAYER                         3
#define E_MMAP_ID_VDEC_BITSTREAM_AVAILABLE                     0x0000400000
#define E_MMAP_ID_VDEC_BITSTREAM_ADR                           0x0000400000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_BITSTREAM_GAP_CHK                       0x0000000000
#define E_MMAP_ID_VDEC_BITSTREAM_LEN                           0x0000800000
#define E_MMAP_ID_VDEC_BITSTREAM_MEMORY_TYPE                   (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDEC_BITSTREAM_CMA_HID                       27

/* E_MMAP_ID_VDEC_BITSTREAM_SD   */
#define E_MMAP_ID_VDEC_BITSTREAM_SD_LAYER                      4
#define E_MMAP_ID_VDEC_BITSTREAM_SD_AVAILABLE                  0x0000400000
#define E_MMAP_ID_VDEC_BITSTREAM_SD_ADR                        0x0000400000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_BITSTREAM_SD_GAP_CHK                    0x0000000000
#define E_MMAP_ID_VDEC_BITSTREAM_SD_LEN                        0x0000800000
#define E_MMAP_ID_VDEC_BITSTREAM_SD_MEMORY_TYPE                (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDEC_BITSTREAM_SD_CMA_HID                    27

/* E_MMAP_ID_JPD_WRITE   */
#define E_MMAP_ID_JPD_WRITE_LAYER                              3
#define E_MMAP_ID_JPD_WRITE_AVAILABLE                          0x0000C00000
#define E_MMAP_ID_JPD_WRITE_ADR                                0x0000C00000  //Alignment 0x01000
#define E_MMAP_ID_JPD_WRITE_GAP_CHK                            0x0000000000
#define E_MMAP_ID_JPD_WRITE_LEN                                0x0000400000
#define E_MMAP_ID_JPD_WRITE_MEMORY_TYPE                        (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_JPD_WRITE_CMA_HID                            27

/* E_MMAP_ID_JPD_READ   */
#define E_MMAP_ID_JPD_READ_LAYER                               3
#define E_MMAP_ID_JPD_READ_AVAILABLE                           0x0001000000
#define E_MMAP_ID_JPD_READ_ADR                                 0x0001000000  //Alignment 0x01000
#define E_MMAP_ID_JPD_READ_GAP_CHK                             0x0000000000
#define E_MMAP_ID_JPD_READ_LEN                                 0x0000100000
#define E_MMAP_ID_JPD_READ_MEMORY_TYPE                         (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_JPD_READ_CMA_HID                             27

/* E_MMAP_ID_PHOTO_INTER   */
#define E_MMAP_ID_PHOTO_INTER_LAYER                            3
#define E_MMAP_ID_PHOTO_INTER_AVAILABLE                        0x0001100000
#define E_MMAP_ID_PHOTO_INTER_ADR                              0x0001100000  //Alignment 0x01000
#define E_MMAP_ID_PHOTO_INTER_GAP_CHK                          0x0000000000
#define E_MMAP_ID_PHOTO_INTER_LEN                              0x0000500000
#define E_MMAP_ID_PHOTO_INTER_MEMORY_TYPE                      (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_PHOTO_INTER_CMA_HID                          27

/* E_MMAP_ID_VDEC_MVC_BITSTREAM   */
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_LAYER                     5
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_AVAILABLE                 0x0000400000
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_ADR                       0x0000400000  //Alignment 0x01000
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_GAP_CHK                   0x0000000000
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_LEN                       0x0000800000
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_MEMORY_TYPE               (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_VDEC_MVC_BITSTREAM_CMA_HID                   27

/* E_MMAP_ID_DUMMY5   */
#define E_MMAP_ID_DUMMY5_LAYER                                 4
#define E_MMAP_ID_DUMMY5_AVAILABLE                             0x0000C00000
#define E_MMAP_ID_DUMMY5_ADR                                   0x0000C00000  //Alignment 0x01000
#define E_MMAP_ID_DUMMY5_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY5_LEN                                   0x0007C00000
#define E_MMAP_ID_DUMMY5_MEMORY_TYPE                           (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY5_CMA_HID                               0

/* E_MMAP_ID_DIP_20M   */
#define E_MMAP_ID_DIP_20M_LAYER                                4
#define E_MMAP_ID_DIP_20M_AVAILABLE                            0x0008800000
#define E_MMAP_ID_DIP_20M_ADR                                  0x0008800000  //Alignment 0x01000
#define E_MMAP_ID_DIP_20M_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DIP_20M_LEN                                  0x0001400000
#define E_MMAP_ID_DIP_20M_MEMORY_TYPE                          (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_DIP_20M_CMA_HID                              25

/* E_MMAP_ID_DUMMY4   */
#define E_MMAP_ID_DUMMY4_LAYER                                 3
#define E_MMAP_ID_DUMMY4_AVAILABLE                             0x0001600000
#define E_MMAP_ID_DUMMY4_ADR                                   0x0001600000  //Alignment 0x01000
#define E_MMAP_ID_DUMMY4_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY4_LEN                                   0x0000200000
#define E_MMAP_ID_DUMMY4_MEMORY_TYPE                           (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY4_CMA_HID                               0

/* E_MMAP_ID_XC_COBUFFER   */
#define E_MMAP_ID_XC_COBUFFER_LAYER                            3
#define E_MMAP_ID_XC_COBUFFER_AVAILABLE                        0x0001800000
#define E_MMAP_ID_XC_COBUFFER_ADR                              0x0001800000  //Alignment 0x100000
#define E_MMAP_ID_XC_COBUFFER_GAP_CHK                          0x0000000000
#define E_MMAP_ID_XC_COBUFFER_LEN                              0x0003000000
#define E_MMAP_ID_XC_COBUFFER_MEMORY_TYPE                      (MIU1 | TYPE_NONE | UNCACHE | CMA)
#define E_MMAP_ID_XC_COBUFFER_CMA_HID                          19

/* E_MMAP_ID_DUMMY10   */
#define E_MMAP_ID_DUMMY10_LAYER                                3
#define E_MMAP_ID_DUMMY10_AVAILABLE                            0x0004800000
#define E_MMAP_ID_DUMMY10_ADR                                  0x0004800000  //Alignment 0
#define E_MMAP_ID_DUMMY10_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DUMMY10_LEN                                  0x0004000000
#define E_MMAP_ID_DUMMY10_MEMORY_TYPE                          (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY10_CMA_HID                              0

/* E_MMAP_ID_DIP_MEM   */
#define E_MMAP_ID_DIP_MEM_LAYER                                3
#define E_MMAP_ID_DIP_MEM_AVAILABLE                            0x0008800000
#define E_MMAP_ID_DIP_MEM_ADR                                  0x0008800000  //Alignment 0x01000
#define E_MMAP_ID_DIP_MEM_GAP_CHK                              0x0000000000
#define E_MMAP_ID_DIP_MEM_LEN                                  0x0001400000
#define E_MMAP_ID_DIP_MEM_MEMORY_TYPE                          (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_DIP_MEM_CMA_HID                              25

/* E_MMAP_ID_DUMMY7   */
#define E_MMAP_ID_DUMMY7_LAYER                                 5
#define E_MMAP_ID_DUMMY7_AVAILABLE                             0x0000C00000
#define E_MMAP_ID_DUMMY7_ADR                                   0x0000C00000  //Alignment 0x01000
#define E_MMAP_ID_DUMMY7_GAP_CHK                               0x0000000000
#define E_MMAP_ID_DUMMY7_LEN                                   0x0007C00000
#define E_MMAP_ID_DUMMY7_MEMORY_TYPE                           (MIU1 | TYPE_NONE | UNCACHE | TYPE_NONE)
#define E_MMAP_ID_DUMMY7_CMA_HID                               0

/* E_MMAP_ID_DIP_10M_1   */
#define E_MMAP_ID_DIP_10M_1_LAYER                              5
#define E_MMAP_ID_DIP_10M_1_AVAILABLE                          0x0008800000
#define E_MMAP_ID_DIP_10M_1_ADR                                0x0008800000  //Alignment 0x01000
#define E_MMAP_ID_DIP_10M_1_GAP_CHK                            0x0000000000
#define E_MMAP_ID_DIP_10M_1_LEN                                0x0000A00000
#define E_MMAP_ID_DIP_10M_1_MEMORY_TYPE                        (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_DIP_10M_1_CMA_HID                            25

/* E_MMAP_ID_DIP_10M_2   */
#define E_MMAP_ID_DIP_10M_2_LAYER                              5
#define E_MMAP_ID_DIP_10M_2_AVAILABLE                          0x0009200000
#define E_MMAP_ID_DIP_10M_2_ADR                                0x0009200000  //Alignment 0x01000
#define E_MMAP_ID_DIP_10M_2_GAP_CHK                            0x0000000000
#define E_MMAP_ID_DIP_10M_2_LEN                                0x0000A00000
#define E_MMAP_ID_DIP_10M_2_MEMORY_TYPE                        (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_DIP_10M_2_CMA_HID                            25

/* E_MMAP_ID_MFE   */
#define E_MMAP_ID_MFE_LAYER                                    3
#define E_MMAP_ID_MFE_AVAILABLE                                0x0009C00000
#define E_MMAP_ID_MFE_ADR                                      0x0009C00000  //Alignment 0
#define E_MMAP_ID_MFE_GAP_CHK                                  0x0000000000
#define E_MMAP_ID_MFE_LEN                                      0x0000600000
#define E_MMAP_ID_MFE_MEMORY_TYPE                              (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_MFE_CMA_HID                                  25

/* E_MMAP_ID_CAMERA   */
#define E_MMAP_ID_CAMERA_LAYER                                 3
#define E_MMAP_ID_CAMERA_AVAILABLE                             0x000A200000
#define E_MMAP_ID_CAMERA_ADR                                   0x000A200000  //Alignment 0x01000
#define E_MMAP_ID_CAMERA_GAP_CHK                               0x0000000000
#define E_MMAP_ID_CAMERA_LEN                                   0x0000400000
#define E_MMAP_ID_CAMERA_MEMORY_TYPE                           (MIU1 | TYPE_NONE | CACHE | CMA)
#define E_MMAP_ID_CAMERA_CMA_HID                               25

//MIU_END

#define MIU0_END_ADR                                           0x0020000000
#define MIU1_END_ADR                                           0x0020000000
#define MMAP_COUNT                                             0x000000004D

#define TEST_4K_ALIGN                   1

/* CHK_VALUE = 1213136742 */

