module wideexpr_00750(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'b11100;
  assign y1 = {+(s5),(($signed(4'sb1001))^~(+({1{4'sb1111}})))>>(((ctrl[2]?(s6)<<({1{$signed((s2)^~(6'sb011001))}}):$signed({2{((6'sb000001)>>>(3'sb100))<<<((s3)>>(6'sb010101))}})))+(($signed(+((s7)>>((ctrl[3]?5'sb11110:5'sb10101)))))+($signed((ctrl[1]?(ctrl[0]?+(3'sb000):&(3'b000)):(4'sb1100)>>((ctrl[7]?u2:5'b01110)))))))};
  assign y2 = {(ctrl[1]?{2{({4{|((s0)|(3'sb110))}})>>(3'sb111)}}:((ctrl[4]?((2'sb01)<<(+(5'sb01101)))>>(((s6)>>>(1'sb0))>>({s2})):(ctrl[2]?6'sb001100:(ctrl[4]?-(5'sb01011):(ctrl[6]?s0:2'sb10)))))>(+($signed(&($signed(s5)))))),($signed(s1))>>>((({{1{$unsigned(1'sb0)}},(s2)&(!(3'sb011)),(+(1'sb0))|((2'sb00)<<(6'b000100))})<<<((ctrl[5]?(&(s1))<<<((ctrl[1]?s5:s0)):((ctrl[6]?u3:s3))-((3'sb100)==(4'b1111)))))&({(($signed(s7))!=(s1))^(((ctrl[4]?1'b1:5'sb10111))<=((s4)<<<(1'sb1))),(ctrl[1]?+((5'sb00100)+(3'sb010)):(s1)>>>((4'sb0111)|(5'sb01110)))})),((u1)|((3'b000)>>({3'sb000})))>(((u4)&(~|((ctrl[0]?1'sb1:~|(1'b0)))))^~({2{($signed($signed(s1)))^~((ctrl[4]?(s3)|(3'sb110):(1'sb0)<<<(1'sb1)))}}))};
  assign y3 = $unsigned(s5);
  assign y4 = 4'sb0001;
  assign y5 = 3'b100;
  assign y6 = +(((((+((s5)<<<($signed(s5))))>>>(s7))>>({3{{3{s5}}}}))+(3'sb111))!=(s2));
  assign y7 = s1;
endmodule
