m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/simulation/modelsim
T_opt
!s110 1697165495
V3ES3[j=cHX53BW7kjPRP;2
Z2 04 9 4 work tb_assert fast 0
=1-5c879cbf4f7d-6528b0b6-369-5fc8
Z3 !s124 OEM10U18 
Z4 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.2;73
R1
T_opt1
!s110 1697989194
V7>YUKH;E3DnVGU3h?^54:1
R2
=1-5c879cbf4f7d-65354249-274-273c
R3
R4
R5
n@_opt1
R6
vbcdtohex
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z8 !s110 1697989192
!i10b 1
!s100 6[3ZC8QgB9g@6MM5C_zbD2
IdZRSkBi?7?UKWBVgf9<`b0
S1
R1
Z9 w1693924899
Z10 8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv
Z11 FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv
!i122 7
L0 3 29
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2021.2;73
r1
!s85 0
31
Z14 !s108 1697989192.000000
Z15 !s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv|
Z16 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv|
!i113 0
Z17 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z18 !s92 -sv -work work +incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vBCDtoSevenSegmentTest
R7
R8
!i10b 1
!s100 jTO7XMB9`3ThiZWXTb_M>0
I4JoJB7Z]?]8WA1E7DK8T;2
S1
R1
R9
R10
R11
!i122 7
L0 33 14
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R5
n@b@c@dto@seven@segment@test
vclockDivider_0_5Hz
R7
R8
!i10b 1
!s100 0EWXAJ7gXM8?HLgTWlRja3
IFIG52:[NhcQjh5ZUP>VVZ3
S1
R1
w1697529669
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_0_5Hz.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_0_5Hz.sv
!i122 6
Z19 L0 1 19
R12
R13
r1
!s85 0
31
R14
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_0_5Hz.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_0_5Hz.sv|
!i113 0
R17
R18
R5
nclock@divider_0_5@hz
vclockDivider_1Hz
R7
R8
!i10b 1
!s100 N=i@3Z=`TC5Z2b8jfPY[30
I<LT;dhCMRU?lkR3KLkWd@2
S1
R1
w1697529676
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_1Hz.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_1Hz.sv
!i122 5
R19
R12
R13
r1
!s85 0
31
Z20 !s108 1697989191.000000
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_1Hz.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_1Hz.sv|
!i113 0
R17
R18
R5
nclock@divider_1@hz
vfifoctrl
Z21 !s110 1697989191
!i10b 1
!s100 Yi7DLbIdKKgVOfiL^8nNU1
IdPA9E69aVhVBmh>7hJWFG2
R1
w1697535812
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/fifoctrl.v
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/fifoctrl.v
!i122 1
L0 1 79
R12
R13
r1
!s85 0
31
R20
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/fifoctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/fifoctrl.v|
!i113 0
Z22 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z23 !s92 -vlog01compat -work work +incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vlfshr
R7
R21
!i10b 1
!s100 2cFoc7j1D4;N?nMD3YPG@1
I8M9HQ7NT7Xel]GHlI;LIX3
S1
R1
w1697435586
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv
!i122 4
L0 1 16
R12
R13
r1
!s85 0
31
R20
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv|
!i113 0
R17
R18
R5
vmux2to1
R7
R21
!i10b 1
!s100 5NOH9jEF2`TXAhKGbXgn^1
I6Wk0iSj;94;1BUSY7[WQM1
S1
R1
w1696919211
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/mux2to1.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/mux2to1.sv
!i122 3
L0 1 8
R12
R13
r1
!s85 0
31
R20
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/mux2to1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/mux2to1.sv|
!i113 0
R17
R18
R5
vRAM
R21
!i10b 1
!s100 zLCCbEibald3C6nUSUbSf3
I^9Nbe:ARo7MZTmSA`?gQ20
R1
w1696926540
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v
!i122 0
L0 39 78
R12
R13
r1
!s85 0
31
R20
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v|
!i113 0
R22
R23
R5
n@r@a@m
vtb_assert
R7
R8
!i10b 1
!s100 lDW7GOlVaRTZPkN]A8ONH0
IZL5gh7;f`0o?cP`1[YUge3
S1
R1
w1697859984
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/tb_assert.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/tb_assert.sv
!i122 8
L0 3 418
R12
R13
r1
!s85 0
31
R14
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/tb_assert.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/tb_assert.sv|
!i113 0
R17
R18
R5
vtop_lab3
R7
R21
!i10b 1
!s100 W_O;ZEa>;_[Z>M[Xf:]A=2
I:`5DCWC0^H6dCB7D@Nf3i3
S1
R1
w1697529657
8D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv
FD:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv
!i122 2
L0 2 46
R12
R13
r1
!s85 0
31
R20
!s107 D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3|D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv|
!i113 0
R17
R18
R5
