package:
  name: cgra
  authors:
    - "Jun Yin <jun.yin@esat.kuleuven.be>"

sources:

  - target: cgra
    files:
      - rtl/CGRARTL__top__linted.v
  #     #---------------------------
  #     # Common Modules
  #     #---------------------------
  #     - rtl/common/mux.sv
  #     - rtl/common/fifo_buffer.sv
  #     - rtl/common/reg_file_1w1r.sv
  #     - rtl/common/reg_file_1w2r.sv
  #     #---------------------------
  #     # Encoder
  #     #---------------------------
  #     # Level 0
  #     - rtl/encoder/hv_alu_pe.sv
  #     - rtl/encoder/bundler_unit.sv
  #     - rtl/encoder/qhv.sv
  #     # Level 1
  #     - rtl/encoder/bundler_set.sv
  #     # Level 2
  #     - rtl/encoder/hv_encoder.sv
  #     #---------------------------
  #     # Associative Memory
  #     #---------------------------
  #     # Level 0
  #     - rtl/assoc_memory/ham_dist.sv
  #     # Level 1
  #     - rtl/assoc_memory/assoc_mem.sv
  #     # ----------------------------
  #     # CSR
  #     # ----------------------------
  #     # Level 0
  #     - rtl/csr/csr_addr_pkg.sv
  #     # Level 1
  #     - rtl/csr/csr.sv
  #     # ----------------------------
  #     # Instruction memory
  #     # ----------------------------
  #     # Level 0
  #     - rtl/inst_memory/hypercorex_inst_pkg.sv
  #     - rtl/inst_memory/inst_loop_control.sv
  #     # Level 1
  #     - rtl/inst_memory/inst_decode.sv
  #     - rtl/inst_memory/inst_control.sv
  #     # ----------------------------
  #     # Item memory
  #     # ----------------------------
  #     # Level 0
  #     - rtl/item_memory/fixed_ca90_unit.sv
  #     - rtl/item_memory/cim_bit_flip.sv
  #     # Level 1
  #     - rtl/item_memory/ca90_hier_base.sv
  #     - rtl/item_memory/cim.sv
  #     # Level 2
  #     - rtl/item_memory/ca90_item_memory.sv
  #     # Level 3
  #     - rtl/item_memory/item_memory.sv
  #     # Level 4
  #     - rtl/item_memory/item_memory_top.sv
  #     # ----------------------------
  #     # Hypercorex top
  #     # ----------------------------
  #     - rtl/hypercorex_top.sv

  # - target: tb_hypercorex
  #   files:
  #     # ----------------------------
  #     # Testbench
  #     # ----------------------------
  #     # Level 0
  #     - rtl/tb/tb_rd_memory.sv
  #     - rtl/tb/tb_wr_memory.sv
  #     # Level 1
  #     - rtl/tb/tb_hypercorex.sv
