<stg><name>DoMemInit</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %val_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %val_V)

]]></Node>
<StgValue><ssdm name="val_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %targetInd_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetInd)

]]></Node>
<StgValue><ssdm name="targetInd_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %targetMem_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetMem)

]]></Node>
<StgValue><ssdm name="targetMem_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %targetLayer_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetLayer)

]]></Node>
<StgValue><ssdm name="targetLayer_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
:4  switch i32 %targetLayer_read, label %._crit_edge [
    i32 0, label %1
    i32 1, label %3
    i32 2, label %5
    i32 3, label %7
    i32 4, label %9
    i32 5, label %11
    i32 6, label %13
    i32 7, label %15
    i32 8, label %17
    i32 9, label %19
    i32 10, label %branch168
    i32 11, label %branch169
    i32 12, label %branch170
    i32 13, label %branch171
    i32 14, label %branch172
    i32 15, label %branch173
    i32 16, label %21
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_15 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="64">
<![CDATA[
:1  %tmp_2973 = trunc i64 %val_V_read to i1

]]></Node>
<StgValue><ssdm name="tmp_2973"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="32">
<![CDATA[
:2  %tmp_2974 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_2974"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights8_m_weights_V_12 = getelementptr [8192 x i1]* @weights8_m_weights_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="weights8_m_weights_V_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights8_m_weights_V_13 = getelementptr [8192 x i1]* @weights8_m_weights_V_1, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="weights8_m_weights_V_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights8_m_weights_V_14 = getelementptr [8192 x i1]* @weights8_m_weights_V_2, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="weights8_m_weights_V_14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights8_m_weights_V_15 = getelementptr [8192 x i1]* @weights8_m_weights_V_3, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="weights8_m_weights_V_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_2974, label %branch177 [
    i2 0, label %branch174
    i2 1, label %branch175
    i2 -2, label %branch176
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch176:0  store i1 %tmp_2973, i1* %weights8_m_weights_V_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch175:0  store i1 %tmp_2973, i1* %weights8_m_weights_V_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch174:0  store i1 %tmp_2973, i1* %weights8_m_weights_V_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch177:0  store i1 %tmp_2973, i1* %weights8_m_weights_V_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_2974" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="32">
<![CDATA[
branch173:0  %tmp_14 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
branch173:1  %tmp_2972 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2972"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch173:2  %threshs7_m_threshold_3 = getelementptr [512 x i16]* @threshs7_m_threshold, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="threshs7_m_threshold_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch173:3  store i16 %tmp_2972, i16* %threshs7_m_threshold_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch173:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
branch172:0  %tmp_13 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="64">
<![CDATA[
branch172:1  %tmp_2971 = trunc i64 %val_V_read to i8

]]></Node>
<StgValue><ssdm name="tmp_2971"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:2  %weights7_m_weights_V_2 = getelementptr [32768 x i8]* @weights7_m_weights_V, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="weights7_m_weights_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
branch172:3  store i8 %tmp_2971, i8* %weights7_m_weights_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch172:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
branch171:0  %tmp_12 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
branch171:1  %tmp_2970 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2970"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch171:2  %threshs6_m_threshold_3 = getelementptr [512 x i16]* @threshs6_m_threshold, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="threshs6_m_threshold_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch171:3  store i16 %tmp_2970, i16* %threshs6_m_threshold_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch171:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
branch170:0  %tmp_11 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="64">
<![CDATA[
branch170:1  %tmp_2969 = trunc i64 %val_V_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2969"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:2  %weights6_m_weights_V_2 = getelementptr [32768 x i4]* @weights6_m_weights_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weights6_m_weights_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
branch170:3  store i4 %tmp_2969, i4* %weights6_m_weights_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch170:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
branch169:0  %tmp_10 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
branch169:1  %tmp_2968 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2968"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch169:2  %threshs5_m_threshold_3 = getelementptr [256 x i16]* @threshs5_m_threshold, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="threshs5_m_threshold_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
branch169:3  store i16 %tmp_2968, i16* %threshs5_m_threshold_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch169:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="32">
<![CDATA[
branch168:0  %tmp_2 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
branch168:1  %tmp_2967 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2967"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch168:2  %weights5_m_weights_V_2 = getelementptr [18432 x i32]* @weights5_m_weights_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="weights5_m_weights_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch168:3  store i32 %tmp_2967, i32* %weights5_m_weights_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch168:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_s = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
:1  %tmp_2965 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2965"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="32">
<![CDATA[
:2  %tmp_2966 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_2966"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %threshs4_m_threshold_12 = getelementptr [64 x i16]* @threshs4_m_threshold_3, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="threshs4_m_threshold_12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %threshs4_m_threshold_13 = getelementptr [64 x i16]* @threshs4_m_threshold_2, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="threshs4_m_threshold_13"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %threshs4_m_threshold_14 = getelementptr [64 x i16]* @threshs4_m_threshold_1, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="threshs4_m_threshold_14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %threshs4_m_threshold_15 = getelementptr [64 x i16]* @threshs4_m_threshold, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="threshs4_m_threshold_15"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_2966, label %branch261 [
    i2 0, label %branch258
    i2 1, label %branch259
    i2 -2, label %branch260
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch260:0  store i16 %tmp_2965, i16* %threshs4_m_threshold_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch259:0  store i16 %tmp_2965, i16* %threshs4_m_threshold_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch258:0  store i16 %tmp_2965, i16* %threshs4_m_threshold_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch261:0  store i16 %tmp_2965, i16* %threshs4_m_threshold_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_2966" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_9 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_2963 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2963"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="32">
<![CDATA[
:2  %tmp_2964 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_2964"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights4_m_weights_V_12 = getelementptr [2304 x i32]* @weights4_m_weights_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weights4_m_weights_V_12"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights4_m_weights_V_13 = getelementptr [2304 x i32]* @weights4_m_weights_V_1, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weights4_m_weights_V_13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights4_m_weights_V_14 = getelementptr [2304 x i32]* @weights4_m_weights_V_2, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weights4_m_weights_V_14"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights4_m_weights_V_15 = getelementptr [2304 x i32]* @weights4_m_weights_V_3, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weights4_m_weights_V_15"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_2964, label %branch163 [
    i2 0, label %branch160
    i2 1, label %branch161
    i2 -2, label %branch162
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch162:0  store i32 %tmp_2963, i32* %weights4_m_weights_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch161:0  store i32 %tmp_2963, i32* %weights4_m_weights_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch160:0  store i32 %tmp_2963, i32* %weights4_m_weights_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch163:0  store i32 %tmp_2963, i32* %weights4_m_weights_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_2964" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_8 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="64">
<![CDATA[
:1  %tmp_2961 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2961"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2962 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2962"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %threshs3_m_threshold_48 = getelementptr [8 x i16]* @threshs3_m_threshold_15, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_48"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %threshs3_m_threshold_49 = getelementptr [8 x i16]* @threshs3_m_threshold_14, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_49"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %threshs3_m_threshold_50 = getelementptr [8 x i16]* @threshs3_m_threshold_7, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_50"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %threshs3_m_threshold_51 = getelementptr [8 x i16]* @threshs3_m_threshold_6, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_51"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshs3_m_threshold_52 = getelementptr [8 x i16]* @threshs3_m_threshold_5, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_52"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %threshs3_m_threshold_53 = getelementptr [8 x i16]* @threshs3_m_threshold_4, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_53"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshs3_m_threshold_54 = getelementptr [8 x i16]* @threshs3_m_threshold_3, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_54"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %threshs3_m_threshold_55 = getelementptr [8 x i16]* @threshs3_m_threshold_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_55"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshs3_m_threshold_56 = getelementptr [8 x i16]* @threshs3_m_threshold_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_56"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %threshs3_m_threshold_57 = getelementptr [8 x i16]* @threshs3_m_threshold, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_57"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshs3_m_threshold_58 = getelementptr [8 x i16]* @threshs3_m_threshold_13, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_58"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %threshs3_m_threshold_59 = getelementptr [8 x i16]* @threshs3_m_threshold_12, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_59"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %threshs3_m_threshold_60 = getelementptr [8 x i16]* @threshs3_m_threshold_11, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_60"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %threshs3_m_threshold_61 = getelementptr [8 x i16]* @threshs3_m_threshold_10, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_61"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %threshs3_m_threshold_62 = getelementptr [8 x i16]* @threshs3_m_threshold_9, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_62"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %threshs3_m_threshold_63 = getelementptr [8 x i16]* @threshs3_m_threshold_8, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_63"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2962, label %branch257 [
    i4 0, label %branch242
    i4 1, label %branch243
    i4 2, label %branch244
    i4 3, label %branch245
    i4 4, label %branch246
    i4 5, label %branch247
    i4 6, label %branch248
    i4 7, label %branch249
    i4 -8, label %branch250
    i4 -7, label %branch251
    i4 -6, label %branch252
    i4 -5, label %branch253
    i4 -4, label %branch254
    i4 -3, label %branch255
    i4 -2, label %branch256
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch256:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_62, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch255:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_61, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch254:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_60, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch253:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_59, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch252:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_58, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch251:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_57, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch250:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_56, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch249:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_55, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch248:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_54, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch247:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_53, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch246:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_52, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch245:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_51, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch244:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_50, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch243:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_49, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch242:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_48, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch257:0  store i16 %tmp_2961, i16* %threshs3_m_threshold_63, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_2962" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_7 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_2959 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2959"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2960 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2960"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights3_m_weights_V_48 = getelementptr [288 x i32]* @weights3_m_weights_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_48"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights3_m_weights_V_49 = getelementptr [288 x i32]* @weights3_m_weights_V_1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_49"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights3_m_weights_V_50 = getelementptr [288 x i32]* @weights3_m_weights_V_2, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_50"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights3_m_weights_V_51 = getelementptr [288 x i32]* @weights3_m_weights_V_3, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_51"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights3_m_weights_V_52 = getelementptr [288 x i32]* @weights3_m_weights_V_4, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_52"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights3_m_weights_V_53 = getelementptr [288 x i32]* @weights3_m_weights_V_5, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_53"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights3_m_weights_V_54 = getelementptr [288 x i32]* @weights3_m_weights_V_6, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_54"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weights3_m_weights_V_55 = getelementptr [288 x i32]* @weights3_m_weights_V_7, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_55"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weights3_m_weights_V_56 = getelementptr [288 x i32]* @weights3_m_weights_V_8, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_56"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weights3_m_weights_V_57 = getelementptr [288 x i32]* @weights3_m_weights_V_9, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_57"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weights3_m_weights_V_58 = getelementptr [288 x i32]* @weights3_m_weights_V_10, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_58"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weights3_m_weights_V_59 = getelementptr [288 x i32]* @weights3_m_weights_V_11, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_59"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weights3_m_weights_V_60 = getelementptr [288 x i32]* @weights3_m_weights_V_12, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_60"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weights3_m_weights_V_61 = getelementptr [288 x i32]* @weights3_m_weights_V_13, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_61"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weights3_m_weights_V_62 = getelementptr [288 x i32]* @weights3_m_weights_V_14, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_62"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights3_m_weights_V_63 = getelementptr [288 x i32]* @weights3_m_weights_V_15, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_63"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2960, label %branch143 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
    i4 7, label %branch135
    i4 -8, label %branch136
    i4 -7, label %branch137
    i4 -6, label %branch138
    i4 -5, label %branch139
    i4 -4, label %branch140
    i4 -3, label %branch141
    i4 -2, label %branch142
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch142:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch141:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch140:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch139:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch138:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch137:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch136:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch135:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch134:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch133:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch132:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch131:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch130:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch129:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch128:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch143:0  store i32 %tmp_2959, i32* %weights3_m_weights_V_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_2960" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_6 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="64">
<![CDATA[
:1  %tmp_2957 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2957"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2958 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2958"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %threshs2_m_threshold_48 = getelementptr [8 x i16]* @threshs2_m_threshold_15, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_48"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %threshs2_m_threshold_49 = getelementptr [8 x i16]* @threshs2_m_threshold_14, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_49"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %threshs2_m_threshold_50 = getelementptr [8 x i16]* @threshs2_m_threshold_7, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_50"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %threshs2_m_threshold_51 = getelementptr [8 x i16]* @threshs2_m_threshold_6, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_51"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshs2_m_threshold_52 = getelementptr [8 x i16]* @threshs2_m_threshold_5, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_52"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %threshs2_m_threshold_53 = getelementptr [8 x i16]* @threshs2_m_threshold_4, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_53"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshs2_m_threshold_54 = getelementptr [8 x i16]* @threshs2_m_threshold_3, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_54"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %threshs2_m_threshold_55 = getelementptr [8 x i16]* @threshs2_m_threshold_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_55"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshs2_m_threshold_56 = getelementptr [8 x i16]* @threshs2_m_threshold_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_56"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %threshs2_m_threshold_57 = getelementptr [8 x i16]* @threshs2_m_threshold, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_57"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshs2_m_threshold_58 = getelementptr [8 x i16]* @threshs2_m_threshold_13, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_58"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %threshs2_m_threshold_59 = getelementptr [8 x i16]* @threshs2_m_threshold_12, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_59"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %threshs2_m_threshold_60 = getelementptr [8 x i16]* @threshs2_m_threshold_11, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_60"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %threshs2_m_threshold_61 = getelementptr [8 x i16]* @threshs2_m_threshold_10, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_61"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %threshs2_m_threshold_62 = getelementptr [8 x i16]* @threshs2_m_threshold_9, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_62"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %threshs2_m_threshold_63 = getelementptr [8 x i16]* @threshs2_m_threshold_8, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_63"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2958, label %branch241 [
    i4 0, label %branch226
    i4 1, label %branch227
    i4 2, label %branch228
    i4 3, label %branch229
    i4 4, label %branch230
    i4 5, label %branch231
    i4 6, label %branch232
    i4 7, label %branch233
    i4 -8, label %branch234
    i4 -7, label %branch235
    i4 -6, label %branch236
    i4 -5, label %branch237
    i4 -4, label %branch238
    i4 -3, label %branch239
    i4 -2, label %branch240
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch240:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_62, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch239:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_61, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch238:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_60, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch237:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_59, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch236:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_58, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch235:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_57, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch234:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_56, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch233:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_55, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch232:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_54, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch231:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_53, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch230:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_52, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch229:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_51, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch228:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_50, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch227:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_49, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch226:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_48, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch241:0  store i16 %tmp_2957, i16* %threshs2_m_threshold_63, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_2958" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_5 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_2955 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2955"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2956 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2956"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights2_m_weights_V_48 = getelementptr [144 x i32]* @weights2_m_weights_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_48"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights2_m_weights_V_49 = getelementptr [144 x i32]* @weights2_m_weights_V_1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_49"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights2_m_weights_V_50 = getelementptr [144 x i32]* @weights2_m_weights_V_2, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_50"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights2_m_weights_V_51 = getelementptr [144 x i32]* @weights2_m_weights_V_3, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_51"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights2_m_weights_V_52 = getelementptr [144 x i32]* @weights2_m_weights_V_4, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_52"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights2_m_weights_V_53 = getelementptr [144 x i32]* @weights2_m_weights_V_5, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_53"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights2_m_weights_V_54 = getelementptr [144 x i32]* @weights2_m_weights_V_6, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_54"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weights2_m_weights_V_55 = getelementptr [144 x i32]* @weights2_m_weights_V_7, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_55"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weights2_m_weights_V_56 = getelementptr [144 x i32]* @weights2_m_weights_V_8, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_56"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weights2_m_weights_V_57 = getelementptr [144 x i32]* @weights2_m_weights_V_9, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_57"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weights2_m_weights_V_58 = getelementptr [144 x i32]* @weights2_m_weights_V_10, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_58"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weights2_m_weights_V_59 = getelementptr [144 x i32]* @weights2_m_weights_V_11, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_59"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weights2_m_weights_V_60 = getelementptr [144 x i32]* @weights2_m_weights_V_12, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_60"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weights2_m_weights_V_61 = getelementptr [144 x i32]* @weights2_m_weights_V_13, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_61"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weights2_m_weights_V_62 = getelementptr [144 x i32]* @weights2_m_weights_V_14, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_62"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights2_m_weights_V_63 = getelementptr [144 x i32]* @weights2_m_weights_V_15, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_63"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2956, label %branch111 [
    i4 0, label %branch96
    i4 1, label %branch97
    i4 2, label %branch98
    i4 3, label %branch99
    i4 4, label %branch100
    i4 5, label %branch101
    i4 6, label %branch102
    i4 7, label %branch103
    i4 -8, label %branch104
    i4 -7, label %branch105
    i4 -6, label %branch106
    i4 -5, label %branch107
    i4 -4, label %branch108
    i4 -3, label %branch109
    i4 -2, label %branch110
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch110:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch109:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch108:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch107:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch106:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch105:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch104:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch103:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch102:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch101:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch100:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch99:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch98:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch97:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch96:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch111:0  store i32 %tmp_2955, i32* %weights2_m_weights_V_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_2956" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="64">
<![CDATA[
:1  %tmp_2953 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2953"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="32">
<![CDATA[
:2  %tmp_2954 = trunc i32 %targetMem_read to i5

]]></Node>
<StgValue><ssdm name="tmp_2954"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %threshs1_m_threshold_96 = getelementptr [2 x i16]* @threshs1_m_threshold_31, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_96"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %threshs1_m_threshold_97 = getelementptr [2 x i16]* @threshs1_m_threshold_30, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_97"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %threshs1_m_threshold_98 = getelementptr [2 x i16]* @threshs1_m_threshold_19, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_98"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %threshs1_m_threshold_99 = getelementptr [2 x i16]* @threshs1_m_threshold_8, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_99"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshs1_m_threshold_100 = getelementptr [2 x i16]* @threshs1_m_threshold_5, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_100"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %threshs1_m_threshold_101 = getelementptr [2 x i16]* @threshs1_m_threshold_4, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_101"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshs1_m_threshold_102 = getelementptr [2 x i16]* @threshs1_m_threshold_3, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_102"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %threshs1_m_threshold_103 = getelementptr [2 x i16]* @threshs1_m_threshold_2, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_103"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshs1_m_threshold_104 = getelementptr [2 x i16]* @threshs1_m_threshold_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_104"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %threshs1_m_threshold_105 = getelementptr [2 x i16]* @threshs1_m_threshold, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_105"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshs1_m_threshold_106 = getelementptr [2 x i16]* @threshs1_m_threshold_29, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_106"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %threshs1_m_threshold_107 = getelementptr [2 x i16]* @threshs1_m_threshold_28, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_107"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %threshs1_m_threshold_108 = getelementptr [2 x i16]* @threshs1_m_threshold_27, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_108"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %threshs1_m_threshold_109 = getelementptr [2 x i16]* @threshs1_m_threshold_26, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_109"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %threshs1_m_threshold_110 = getelementptr [2 x i16]* @threshs1_m_threshold_25, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_110"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %threshs1_m_threshold_111 = getelementptr [2 x i16]* @threshs1_m_threshold_24, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_111"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %threshs1_m_threshold_112 = getelementptr [2 x i16]* @threshs1_m_threshold_23, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_112"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %threshs1_m_threshold_113 = getelementptr [2 x i16]* @threshs1_m_threshold_22, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_113"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %threshs1_m_threshold_114 = getelementptr [2 x i16]* @threshs1_m_threshold_21, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_114"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %threshs1_m_threshold_115 = getelementptr [2 x i16]* @threshs1_m_threshold_20, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_115"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %threshs1_m_threshold_116 = getelementptr [2 x i16]* @threshs1_m_threshold_18, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_116"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %threshs1_m_threshold_117 = getelementptr [2 x i16]* @threshs1_m_threshold_17, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_117"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %threshs1_m_threshold_118 = getelementptr [2 x i16]* @threshs1_m_threshold_16, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_118"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %threshs1_m_threshold_119 = getelementptr [2 x i16]* @threshs1_m_threshold_15, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_119"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %threshs1_m_threshold_120 = getelementptr [2 x i16]* @threshs1_m_threshold_14, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_120"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %threshs1_m_threshold_121 = getelementptr [2 x i16]* @threshs1_m_threshold_13, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_121"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %threshs1_m_threshold_122 = getelementptr [2 x i16]* @threshs1_m_threshold_12, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_122"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %threshs1_m_threshold_123 = getelementptr [2 x i16]* @threshs1_m_threshold_11, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_123"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %threshs1_m_threshold_124 = getelementptr [2 x i16]* @threshs1_m_threshold_10, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_124"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %threshs1_m_threshold_125 = getelementptr [2 x i16]* @threshs1_m_threshold_9, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_125"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %threshs1_m_threshold_126 = getelementptr [2 x i16]* @threshs1_m_threshold_7, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_126"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %threshs1_m_threshold_127 = getelementptr [2 x i16]* @threshs1_m_threshold_6, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_127"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:35  switch i5 %tmp_2954, label %branch225 [
    i5 0, label %branch194
    i5 1, label %branch195
    i5 2, label %branch196
    i5 3, label %branch197
    i5 4, label %branch198
    i5 5, label %branch199
    i5 6, label %branch200
    i5 7, label %branch201
    i5 8, label %branch202
    i5 9, label %branch203
    i5 10, label %branch204
    i5 11, label %branch205
    i5 12, label %branch206
    i5 13, label %branch207
    i5 14, label %branch208
    i5 15, label %branch209
    i5 -16, label %branch210
    i5 -15, label %branch211
    i5 -14, label %branch212
    i5 -13, label %branch213
    i5 -12, label %branch214
    i5 -11, label %branch215
    i5 -10, label %branch216
    i5 -9, label %branch217
    i5 -8, label %branch218
    i5 -7, label %branch219
    i5 -6, label %branch220
    i5 -5, label %branch221
    i5 -4, label %branch222
    i5 -3, label %branch223
    i5 -2, label %branch224
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch224:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_126, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch223:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_125, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch222:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_124, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch221:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_123, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch220:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_122, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch219:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_121, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch218:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_120, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch217:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_119, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch216:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_118, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch215:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_117, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch214:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_116, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch213:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_115, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch212:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_114, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch211:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_113, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch210:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_112, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch209:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_111, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch208:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_110, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch207:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_109, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch206:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_108, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch205:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_107, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch204:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_106, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch203:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_105, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch202:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_104, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch201:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_103, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch200:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_102, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch199:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_101, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch198:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_100, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch197:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_99, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch196:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_98, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch195:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_97, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch194:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_96, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
branch225:0  store i16 %tmp_2953, i16* %threshs1_m_threshold_127, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_2954" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_3 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_2951 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2951"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="32">
<![CDATA[
:2  %tmp_2952 = trunc i32 %targetMem_read to i5

]]></Node>
<StgValue><ssdm name="tmp_2952"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights1_m_weights_V_96 = getelementptr [36 x i32]* @weights1_m_weights_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_96"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights1_m_weights_V_97 = getelementptr [36 x i32]* @weights1_m_weights_V_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_97"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights1_m_weights_V_98 = getelementptr [36 x i32]* @weights1_m_weights_V_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_98"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights1_m_weights_V_99 = getelementptr [36 x i32]* @weights1_m_weights_V_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_99"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights1_m_weights_V_100 = getelementptr [36 x i32]* @weights1_m_weights_V_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_100"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights1_m_weights_V_101 = getelementptr [36 x i32]* @weights1_m_weights_V_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_101"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights1_m_weights_V_102 = getelementptr [36 x i32]* @weights1_m_weights_V_6, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_102"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weights1_m_weights_V_103 = getelementptr [36 x i32]* @weights1_m_weights_V_7, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_103"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weights1_m_weights_V_104 = getelementptr [36 x i32]* @weights1_m_weights_V_8, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_104"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weights1_m_weights_V_105 = getelementptr [36 x i32]* @weights1_m_weights_V_9, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_105"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weights1_m_weights_V_106 = getelementptr [36 x i32]* @weights1_m_weights_V_10, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_106"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weights1_m_weights_V_107 = getelementptr [36 x i32]* @weights1_m_weights_V_11, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_107"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weights1_m_weights_V_108 = getelementptr [36 x i32]* @weights1_m_weights_V_12, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_108"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weights1_m_weights_V_109 = getelementptr [36 x i32]* @weights1_m_weights_V_13, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_109"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weights1_m_weights_V_110 = getelementptr [36 x i32]* @weights1_m_weights_V_14, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_110"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights1_m_weights_V_111 = getelementptr [36 x i32]* @weights1_m_weights_V_15, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_111"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weights1_m_weights_V_112 = getelementptr [36 x i32]* @weights1_m_weights_V_16, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_112"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weights1_m_weights_V_113 = getelementptr [36 x i32]* @weights1_m_weights_V_17, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_113"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weights1_m_weights_V_114 = getelementptr [36 x i32]* @weights1_m_weights_V_18, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_114"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %weights1_m_weights_V_115 = getelementptr [36 x i32]* @weights1_m_weights_V_19, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_115"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weights1_m_weights_V_116 = getelementptr [36 x i32]* @weights1_m_weights_V_20, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_116"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weights1_m_weights_V_117 = getelementptr [36 x i32]* @weights1_m_weights_V_21, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_117"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weights1_m_weights_V_118 = getelementptr [36 x i32]* @weights1_m_weights_V_22, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_118"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %weights1_m_weights_V_119 = getelementptr [36 x i32]* @weights1_m_weights_V_23, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_119"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %weights1_m_weights_V_120 = getelementptr [36 x i32]* @weights1_m_weights_V_24, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_120"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %weights1_m_weights_V_121 = getelementptr [36 x i32]* @weights1_m_weights_V_25, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_121"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights1_m_weights_V_122 = getelementptr [36 x i32]* @weights1_m_weights_V_26, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_122"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights1_m_weights_V_123 = getelementptr [36 x i32]* @weights1_m_weights_V_27, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_123"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights1_m_weights_V_124 = getelementptr [36 x i32]* @weights1_m_weights_V_28, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_124"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights1_m_weights_V_125 = getelementptr [36 x i32]* @weights1_m_weights_V_29, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_125"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights1_m_weights_V_126 = getelementptr [36 x i32]* @weights1_m_weights_V_30, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_126"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %weights1_m_weights_V_127 = getelementptr [36 x i32]* @weights1_m_weights_V_31, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_127"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:35  switch i5 %tmp_2952, label %branch63 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
    i5 15, label %branch47
    i5 -16, label %branch48
    i5 -15, label %branch49
    i5 -14, label %branch50
    i5 -13, label %branch51
    i5 -12, label %branch52
    i5 -11, label %branch53
    i5 -10, label %branch54
    i5 -9, label %branch55
    i5 -8, label %branch56
    i5 -7, label %branch57
    i5 -6, label %branch58
    i5 -5, label %branch59
    i5 -4, label %branch60
    i5 -3, label %branch61
    i5 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch62:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch61:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch60:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch59:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch58:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch57:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch56:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch55:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch54:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch53:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch51:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch49:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch48:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch47:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch46:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch45:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch44:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch43:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch42:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch41:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch40:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch38:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch36:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch35:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch34:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch32:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch63:0  store i32 %tmp_2951, i32* %weights1_m_weights_V_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_2952" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="64">
<![CDATA[
:1  %tmp_2949 = trunc i64 %val_V_read to i24

]]></Node>
<StgValue><ssdm name="tmp_2949"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2950 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2950"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %threshs0_m_threshold_48 = getelementptr [4 x i24]* @threshs0_m_threshold_15, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_48"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %threshs0_m_threshold_49 = getelementptr [4 x i24]* @threshs0_m_threshold_14, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_49"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %threshs0_m_threshold_50 = getelementptr [4 x i24]* @threshs0_m_threshold_7, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_50"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %threshs0_m_threshold_51 = getelementptr [4 x i24]* @threshs0_m_threshold_6, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_51"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshs0_m_threshold_52 = getelementptr [4 x i24]* @threshs0_m_threshold_5, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_52"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %threshs0_m_threshold_53 = getelementptr [4 x i24]* @threshs0_m_threshold_4, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_53"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshs0_m_threshold_54 = getelementptr [4 x i24]* @threshs0_m_threshold_3, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_54"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %threshs0_m_threshold_55 = getelementptr [4 x i24]* @threshs0_m_threshold_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_55"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshs0_m_threshold_56 = getelementptr [4 x i24]* @threshs0_m_threshold_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_56"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %threshs0_m_threshold_57 = getelementptr [4 x i24]* @threshs0_m_threshold, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_57"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshs0_m_threshold_58 = getelementptr [4 x i24]* @threshs0_m_threshold_13, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_58"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %threshs0_m_threshold_59 = getelementptr [4 x i24]* @threshs0_m_threshold_12, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_59"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %threshs0_m_threshold_60 = getelementptr [4 x i24]* @threshs0_m_threshold_11, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_60"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %threshs0_m_threshold_61 = getelementptr [4 x i24]* @threshs0_m_threshold_10, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_61"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %threshs0_m_threshold_62 = getelementptr [4 x i24]* @threshs0_m_threshold_9, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_62"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %threshs0_m_threshold_63 = getelementptr [4 x i24]* @threshs0_m_threshold_8, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_63"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2950, label %branch193 [
    i4 0, label %branch178
    i4 1, label %branch179
    i4 2, label %branch180
    i4 3, label %branch181
    i4 4, label %branch182
    i4 5, label %branch183
    i4 6, label %branch184
    i4 7, label %branch185
    i4 -8, label %branch186
    i4 -7, label %branch187
    i4 -6, label %branch188
    i4 -5, label %branch189
    i4 -4, label %branch190
    i4 -3, label %branch191
    i4 -2, label %branch192
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch192:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch191:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch190:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch189:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch188:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch187:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch186:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch185:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch184:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch183:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch182:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch181:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch180:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch179:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch178:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch193:0  store i24 %tmp_2949, i24* %threshs0_m_threshold_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_2950" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="3" op_0_bw="64">
<![CDATA[
:1  %tmp_2947 = trunc i64 %val_V_read to i3

]]></Node>
<StgValue><ssdm name="tmp_2947"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_2948 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2948"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights0_m_weights_V_48 = getelementptr [36 x i3]* @weights0_m_weights_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_48"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights0_m_weights_V_49 = getelementptr [36 x i3]* @weights0_m_weights_V_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_49"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights0_m_weights_V_50 = getelementptr [36 x i3]* @weights0_m_weights_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_50"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights0_m_weights_V_51 = getelementptr [36 x i3]* @weights0_m_weights_V_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_51"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights0_m_weights_V_52 = getelementptr [36 x i3]* @weights0_m_weights_V_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_52"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights0_m_weights_V_53 = getelementptr [36 x i3]* @weights0_m_weights_V_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_53"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights0_m_weights_V_54 = getelementptr [36 x i3]* @weights0_m_weights_V_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_54"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weights0_m_weights_V_55 = getelementptr [36 x i3]* @weights0_m_weights_V_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_55"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weights0_m_weights_V_56 = getelementptr [36 x i3]* @weights0_m_weights_V_8, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_56"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weights0_m_weights_V_57 = getelementptr [36 x i3]* @weights0_m_weights_V_9, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_57"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weights0_m_weights_V_58 = getelementptr [36 x i3]* @weights0_m_weights_V_10, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_58"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weights0_m_weights_V_59 = getelementptr [36 x i3]* @weights0_m_weights_V_11, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_59"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weights0_m_weights_V_60 = getelementptr [36 x i3]* @weights0_m_weights_V_12, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_60"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weights0_m_weights_V_61 = getelementptr [36 x i3]* @weights0_m_weights_V_13, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_61"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weights0_m_weights_V_62 = getelementptr [36 x i3]* @weights0_m_weights_V_14, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_62"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights0_m_weights_V_63 = getelementptr [36 x i3]* @weights0_m_weights_V_15, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_63"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_2948, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch14:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch13:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch12:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch11:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch10:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch9:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch8:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch7:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch6:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch5:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch4:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch3:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch2:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch1:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch0:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch15:0  store i3 %tmp_2947, i3* %weights0_m_weights_V_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_2948" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
