{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2021", "@timestamp": "2021-10-07T09:44:48.000048-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Estonian Science Foundation", "xocs:funding-id": "9251"}, "xocs:funding-addon-generated-timestamp": "2021-05-29T00:14:45.690Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "Department of Electronics, Telecommunications and Informatics/IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": {"$": "Computer Department, Tallinn University of Technology"}, "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sundnitson", "ce:indexed-name": "Sundnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sundnitson", "@auid": "35582415700", "ce:indexed-name": "Sundnitson A."}]}], "citation-title": "Hardware/software co-design in extensible processing platforms for combinatorial search algorithms", "abstracts": "The paper analyzes combinatorial search algorithms over discrete matrices for which deep parallelization is strongly required and argues that the best results can be achieved with rational distribution of algorithmic operations between software and hardware. Since extensible processing platforms combine a high-performance processing system and reconfigurable logic on the same microchip, they are chosen for design space exploration and evaluation of different types of software/hardware partitioning. It is shown that reconfigurable logic is more preferable for concurrent execution of lower level application-specific operations over vectors such as Hamming weight computation, test for orthogonality/intersection, and the majority of bitwise operations. Higher level procedures mainly involving sequential processing of matrices are more efficient for implementation in software running on embedded processor. Two problems from the scope of the Boolean satisfiability were taken as a case study. All the proposed solutions were modeled in software and then were implemented, tested, and evaluated in Zynq xc7z020 microchip. \u00a9 2014 IEEE.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Boolean satisfiability", "@xml:lang": "eng"}, {"$": "discrete matrices", "@xml:lang": "eng"}, {"$": "extensible processing platform", "@xml:lang": "eng"}, {"$": "software/hardware partitioning", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "462", "@last": "466"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781479923373", "@type": "print", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2014 17th IEEE Mediterranean Electrotechnical Conference, MELECON 2014", "confsponsors": {"confsponsor": null, "@complete": "y"}, "confcatnumber": "CFP14MEL-ART", "conflocation": {"city-group": "Beirut", "@country": "lbn"}, "confcode": "106282", "confdate": {"enddate": {"@day": "16", "@year": "2014", "@month": "04"}, "startdate": {"@day": "13", "@year": "2014", "@month": "04"}}}}}, "sourcetitle": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "publicationdate": {"year": "2014", "date-text": {"@xfab-added": "true", "$": "2014"}}, "codencode": "PMECF", "sourcetitle-abbrev": "Proc Mediterr Electrotech Conf MELECON", "@country": "usa", "issuetitle": "MELECON 2014 - 2014 17th IEEE Mediterranean Electrotechnical Conference", "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "6820578", "@srcid": "57064"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "n", "grant": {"grant-id": "9251", "grant-acronym": "ETF", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2014", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "373518201", "@idtype": "PUI"}, {"$": "353683035", "@idtype": "CAR-ID"}, {"$": "20142917959857", "@idtype": "CPX"}, {"$": "84904164541", "@idtype": "SCP"}, {"$": "84904164541", "@idtype": "SGR"}], "ce:doi": "10.1109/MELCON.2014.6820578"}}, "tail": {"bibliography": {"@refcount": "18", "reference": [{"ref-fulltext": "G. Estrin, \"Organization of Computer Systems-The Fixed Plus Variable Structure Computer\", Proc. Western Joint Computer Conf., New York, 1960, pp. 33-40.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems-The fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-text": "New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. Western Joint Computer Conf"}}, {"ref-fulltext": "M. Santarini, Zynq-7000 EPP Sets Stage for New Era of Innovations, Xcell journal, issue 75, second quarter, 2011.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Zynq-7000 epp sets stage for new era of innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "Zynq-7000 All Programmable SoC First Generation Architecture: Http://www.xilinx.com/support/documentation/data-sheets/ds188-XAZynq-7000- Overview.pdf.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data-sheets/ ds188-XAZynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84886392861", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC First Generation Architecture"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45th ACM/IEEE Design Automation Conference-DAC'2008, Anaheim, California, USA, June 2008, pp. 780-785.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "Anaheim, California, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conference-DAC'2008"}}, {"ref-fulltext": "J.P. Marques-Silva and K.A. Sakallah, \"Boolean Satisfiability in electronic design automation\", Proceedings of DAC'2000, USA, Los Angeles, 2000.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Boolean Satisfiability in electronic design automation"}, "refd-itemidlist": {"itemid": {"$": "0033684697", "@idtype": "SGR"}}, "ref-text": "USA, Los Angeles", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "2", "ce:initials": "K.A.", "@_fa": "true", "ce:surname": "Sakallah", "ce:indexed-name": "Sakallah K.A."}]}, "ref-sourcetitle": "Proceedings of DAC'2000"}}, {"ref-fulltext": "The International SAT competitions web page: Http://www.satcompetition. org/.", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.satcompetition.org", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84874884015", "@idtype": "SGR"}}, "ref-sourcetitle": "The International SAT Competitions Web Page"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"Reconfigurable Hardware SAT Solvers: A Survey of Systems\", IEEE Transactions on Computers, vol. 53, issue 11, November 2004, pp. 1449-1461.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware sat solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "K. Gulati, S. Paul, S.P. Khatri, S. Patil, and A. Jas, \"FPGA-based Hardware Accelerator for Boolean Satisfiability\", ACM Transactions on Design Automation of Electronic Systems, vol.14, no. 2, article 33, 2009.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Fpga-based hardware accelerator for boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "65849160717", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "2"}}, "ref-text": "article 33", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Gulati", "ce:indexed-name": "Gulati K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Paul", "ce:indexed-name": "Paul S."}, {"@seq": "3", "ce:initials": "S.P.", "@_fa": "true", "ce:surname": "Khatri", "ce:indexed-name": "Khatri S.P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Patil", "ce:indexed-name": "Patil S."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Jas", "ce:indexed-name": "Jas A."}]}, "ref-sourcetitle": "ACM Transactions on Design Automation of Electronic Systems"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Software/Reconfigurable Hardware SAT Solver\", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, n. 4, 2004, pp. 408-419.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A software/reconfigurable hardware sat solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "M. Davis and H. Putnam, \"A computing procedure for qualification theory\", Journal of the ACM, pp. 201-215, July. 1960.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "A computing procedure for qualification theory"}, "refd-itemidlist": {"itemid": {"$": "84881072062", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "201", "@last": "215"}}, "ref-text": "July.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis M."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam H."}]}, "ref-sourcetitle": "Journal of the ACM"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A hardware/software approach to accelerate Boolean satisfiability\", Proceedings of the 5th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems-DDECS'2002, Brno, Czech Republic, April 2002, pp. 270-277.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A hardware/software approach to accelerate Boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0141942847", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "270", "@last": "277"}}, "ref-text": "Brno, Czech Republic, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proceedings of the 5th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems-DDECS'2002"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations\", Proceedings of the Euromicro Symposium on Digital System Design-DSD'2001, Warsaw, Poland, September 2001, pp. 112-119.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Design and implementation of reconfigurable processor for problems of combinatorial computations"}, "refd-itemidlist": {"itemid": {"$": "0009975792", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "119"}}, "ref-text": "Warsaw, Poland September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proceedings of the Euromicro Symposium on Digital System Design-DSD'2001"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming Weight and Distance Analyzers for Binary Vectors and Matrices\", International Journal of Innovative Computing, Information and Control, vol. 9, no. 12, ISSN 1349-4198, December, 2013, pp. 4825-4849.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-text": "ISSN 1349-4198, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "B. Parhami, \"Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters\", IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, pp. 167-171, February. 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-text": "February.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. on Circuits and Systems-II: Express Briefs"}}, {"ref-fulltext": "S.J. Piestrak, \"Efficient hamming weight comparators of binary vectors\", Electronic Letters, vol. 43, no. 11, pp. 611-612, 2007.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs\", The International Journal on Very Large Data Bases, vol. 21, no. 1, 2012, pp. 1-23.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on fpgas"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Parallel Processing in FPGA-based Digital Circuits and Systems. TUT Press, 2013.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in FPGA-based Digital Circuits and Systems"}}, {"ref-fulltext": "V. Pedroni, \"Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations\", Proc. of the IEEE International Symposium on Circuits and Systems-ISCAS'2004, pp. 585-588.", "@id": "18", "ref-info": {"ref-title": {"ref-titletext": "Compact hamming-comparator-based rank order filter for digital vlsi and fpga implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. of the IEEE International Symposium on Circuits and Systems-ISCAS'2004"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84904164541", "dc:description": "The paper analyzes combinatorial search algorithms over discrete matrices for which deep parallelization is strongly required and argues that the best results can be achieved with rational distribution of algorithmic operations between software and hardware. Since extensible processing platforms combine a high-performance processing system and reconfigurable logic on the same microchip, they are chosen for design space exploration and evaluation of different types of software/hardware partitioning. It is shown that reconfigurable logic is more preferable for concurrent execution of lower level application-specific operations over vectors such as Hamming weight computation, test for orthogonality/intersection, and the majority of bitwise operations. Higher level procedures mainly involving sequential processing of matrices are more efficient for implementation in software running on embedded processor. Two problems from the scope of the Boolean satisfiability were taken as a case study. All the proposed solutions were modeled in software and then were implemented, tested, and evaluated in Zynq xc7z020 microchip. \u00a9 2014 IEEE.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84904164541", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904164541"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84904164541&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84904164541&origin=inward"}], "prism:isbn": "9781479923373", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "source-id": "57064", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "462-466", "dc:title": "Hardware/software co-design in extensible processing platforms for combinatorial search algorithms", "prism:endingPage": "466", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/MELCON.2014.6820578", "prism:startingPage": "462", "article-number": "6820578", "dc:identifier": "SCOPUS_ID:84904164541", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Boolean satisfiability", "@weight": "b", "@candidate": "n"}, {"$": "Design space exploration", "@weight": "b", "@candidate": "n"}, {"$": "Hardware/software co-design", "@weight": "b", "@candidate": "n"}, {"$": "High-performance processing", "@weight": "b", "@candidate": "n"}, {"$": "Processing platform", "@weight": "b", "@candidate": "n"}, {"$": "Sequential processing", "@weight": "b", "@candidate": "n"}, {"$": "Software and hardwares", "@weight": "b", "@candidate": "n"}, {"$": "Software/hardware partitioning", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Boolean satisfiability"}, {"@_fa": "true", "$": "discrete matrices"}, {"@_fa": "true", "$": "extensible processing platform"}, {"@_fa": "true", "$": "software/hardware partitioning"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sundnitson", "ce:indexed-name": "Sundnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sundnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sundnitson A."}]}}