Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-fbg676

---- Source Options
Top Module Name                    : Framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Code/Common" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\DP\regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\DP\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\DP\ALU_v.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\M_datapath.v" into library work
Parsing module <MDpath>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Multi_CPU.v" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Common\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\Code\Framework.v" into library work
Parsing module <Framework>.
Analyzing Verilog file "C:\zxd_CS\CC\Framework\ALU_Decoder.vf" into library work
Parsing module <ALU_Decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Framework>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\Framework.v" Line 60: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\Framework.v" Line 84: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\Framework.v" Line 85: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\Framework.v" Line 86: Assignment to blink ignored, since the identifier is never used

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\Counter_3_IO.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_CPU>.

Elaborating module <ctrl>.

Elaborating module <MDpath>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <regs>.

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\DP\ALU_v.v" Line 38: Assignment to carryout_add_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\DP\ALU_v.v" Line 39: Assignment to carryout_sub_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\zxd_CS\CC\Framework\Code\M_datapath.v" Line 157: Assignment to ALU_Co ignored, since the identifier is never used

Elaborating module <REG32>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "C:\zxd_CS\CC\Framework\Code\Common\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Framework>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\Framework.v".
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 51: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 78: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 78: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 78: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 133: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 189: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 217: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\Framework.v" line 217: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Framework> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\ctrl.v".
        IF = 5'b00000
        ID = 5'b00001
        EX_R = 5'b00010
        EX_Mem = 5'b00011
        EX_I = 5'b00100
        Lui_WB = 5'b00101
        EX_beq = 5'b00110
        EX_bne = 5'b00111
        EX_jr = 5'b01000
        EX_JAL = 5'b01001
        Exe_J = 5'b01010
        MEM_RD = 5'b01011
        MEM_WD = 5'b01100
        WB_R = 5'b01101
        WB_I = 5'b01110
        WB_LW = 5'b01111
        Error = 5'b11111
        value0 = 17'b10010100000100001
        value1 = 17'b00000000001100000
        value2 = 17'b00000000001010000
        value3 = 17'b00110000000000001
        value4 = 17'b00000001000001000
        value5 = 17'b00101000000000001
        value6 = 17'b00000000000010000
        value7 = 17'b00000000000011010
        value8 = 17'b01000000010010000
        value9 = 17'b10000000101100000
        valueA = 17'b00000000001010000
        valueB = 17'b00000000001011000
        valueC = 17'b00000010001101000
        valueD = 17'b01000000010010000
        valueE = 17'b10000000000010000
        valueF = 17'b10000011101101100
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 33                                             |
    | Inputs             | 16                                             |
    | Outputs            | 29                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <Branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

Synthesizing Unit <MDpath>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\M_datapath.v".
INFO:Xst:3210 - "C:\zxd_CS\CC\Framework\Code\M_datapath.v" line 149: Output port <Co> of the instance <U1_1> is unconnected or connected to loadless signal.
    Found 32-bit 4-to-1 multiplexer for signal <PC_in> created at line 77.
    Found 32-bit 4-to-1 multiplexer for signal <Wt_data> created at line 103.
    Found 32-bit 4-to-1 multiplexer for signal <ALU_data_B> created at line 139.
    Summary:
	inferred   6 Multiplexer(s).
Unit <MDpath> synthesized.

Synthesizing Unit <regs>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\DP\regs.v".
    Found 1024-bit register for signal <n0053[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <reg_Rd_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 36.
    Found 32-bit 32-to-1 multiplexer for signal <reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 37.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <regs> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\DP\ALU_v.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 33-bit subtractor for signal <n0029> created at line 39.
    Found 34-bit subtractor for signal <n0025> created at line 47.
    Found 33-bit adder for signal <n0039> created at line 38.
    Found 34-bit adder for signal <n0042> created at line 46.
    Found 32-bit shifter logical right for signal <res_srl> created at line 31
    Found 32-bit 8-to-1 multiplexer for signal <res> created at line 53.
    Found 32-bit comparator greater for signal <res_slt<0>> created at line 51
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\zxd_CS\CC\Framework\Code\DP\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 34-bit subtractor                                     : 1
# Registers                                            : 6
 1024-bit register                                     : 1
 32-bit register                                       : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Code/Common/SAnti_jitter.ngc>.
Reading core <Code/Common/SEnter_2_32.ngc>.
Reading core <Code/Common/SSeg7_Dev.ngc>.
Reading core <Code/Common/MIO_BUS.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <Code/Common/Multi_8CH32.ngc>.
Reading core <Code/Common/SPIO.ngc>.
Reading core <Code/Common/Counter_x.ngc>.
Reading core <Code/Common/PIO.ngc>.
Reading core <Code/Common/Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 34-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1152
 Flip-Flops                                            : 1152
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/U11/FSM_0> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00010 | 00000000000000100
 01000 | 00000000000001000
 00011 | 00000000000010000
 00100 | 00000000000100000
 00101 | 00000000001000000
 01010 | 00000000010000000
 01001 | 00000000100000000
 00110 | 00000001000000000
 00111 | 00000010000000000
 11111 | 00000100000000000
 01101 | 00001000000000000
 01011 | 00010000000000000
 01100 | 00100000000000000
 01110 | 01000000000000000
 01111 | 10000000000000000
----------------------------

Optimizing unit <REG32> ...

Optimizing unit <Framework> ...

Optimizing unit <MDpath> ...

Optimizing unit <alu> ...

Optimizing unit <regs> ...

Optimizing unit <ctrl> ...
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_992> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_993> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_994> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_995> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_996> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_997> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_998> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_999> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1000> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1001> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1002> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1003> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1004> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1005> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1006> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1007> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1008> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1009> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1010> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1011> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1012> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1013> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1014> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1015> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1016> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1017> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1018> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1019> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1020> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1021> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1022> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U1/U1_2/Regs/register_31_1023> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Framework, actual ratio is 3.
FlipFlop U1/U11/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop U1/U11/state_FSM_FFd9 has been replicated 1 time(s)
FlipFlop U1/U1_2/IR/Q_16 has been replicated 3 time(s)
FlipFlop U1/U1_2/IR/Q_17 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1177
 Flip-Flops                                            : 1177

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4195
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 4
#      INV                         : 97
#      LUT1                        : 97
#      LUT2                        : 79
#      LUT3                        : 1206
#      LUT4                        : 295
#      LUT5                        : 283
#      LUT6                        : 1307
#      MUXCY                       : 233
#      MUXF7                       : 74
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 6
#      XORCY                       : 198
# FlipFlops/Latches                : 1659
#      FD                          : 253
#      FDC                         : 130
#      FDCE                        : 76
#      FDCE_1                      : 1014
#      FDE                         : 111
#      FDE_1                       : 36
#      FDP                         : 1
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
#      LD                          : 1
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1659  out of  202800     0%  
 Number of Slice LUTs:                 3364  out of  101400     3%  
    Number used as Logic:              3364  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3613
   Number with an unused Flip Flop:    1954  out of   3613    54%  
   Number with an unused LUT:           249  out of   3613     6%  
   Number of fully used LUT-FF pairs:  1410  out of   3613    39%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-------------------------+-------+
Clock Signal                         | Clock buffer(FF name)   | Load  |
-------------------------------------+-------------------------+-------+
clk_100mhz                           | BUFGP                   | 262   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)         | BUFG(*)(U1/U1_2/IR/Q_31)| 1145  |
U1/PCSource<0>(U1/U11/PCWriteCond1:O)| NONE(*)(U1/U11/Branch)  | 1     |
U9/clk1                              | BUFG                    | 41    |
M4/push(M4/push1:O)                  | NONE(*)(M4/state_0)     | 3     |
IO_clk(IO_clk1:O)                    | BUFG(*)(U5/cpu_point_0) | 173   |
U8/clkdiv_8                          | BUFG                    | 35    |
-------------------------------------+-------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.685ns (Maximum Frequency: 85.583MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 7.230ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 4.937ns (frequency: 202.564MHz)
  Total number of paths / destination ports: 12099 / 333
-------------------------------------------------------------------------
Delay:               4.937ns (Levels of Logic = 12)
  Source:            U9/SW_OK_5 (FF)
  Destination:       U6/M2/buffer_51 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/SW_OK_5 to U6/M2/buffer_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.417  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U6:Hexs<5>'
     INV:I->O              8   0.054   0.642  SM1/HTS6/MSEG/XLXI_3 (SM1/HTS6/MSEG/XLXN_62)
     AND3:I1->O            1   0.043   0.613  SM1/HTS6/MSEG/XLXI_35 (SM1/HTS6/MSEG/XLXN_172)
     OR3:I0->O             1   0.043   0.603  SM1/HTS6/MSEG/XLXI_36 (SM1/HTS6/MSEG/XLXN_212)
     OR2:I1->O             1   0.043   0.405  SM1/HTS6/MSEG/XLXI_51 (XLXN_390<51>)
     LUT6:I4->O            1   0.043   0.405  M2/mux11011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<51>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_51_rstpot (M2/buffer_51_rstpot)
     FD:D                     -0.000          M2/buffer_51
    ----------------------------------------
    Total                      4.937ns (0.769ns logic, 4.168ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 11.685ns (frequency: 85.583MHz)
  Total number of paths / destination ports: 19471952 / 2175
-------------------------------------------------------------------------
Delay:               5.842ns (Levels of Logic = 11)
  Source:            U1/U1_2/Regs/register_31_987 (FF)
  Destination:       U1/U1_2/PC/Q_1 (FF)
  Source Clock:      Clk_CPU falling
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/Regs/register_31_987 to U1/U1_2/PC/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.240   0.507  U1/U1_2/Regs/register_31_987 (U1/U1_2/Regs/register_31_987)
     LUT6:I3->O            1   0.043   0.522  U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_859 (U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_859)
     LUT6:I2->O            2   0.043   0.410  U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_419 (U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_419)
     LUT6:I4->O           13   0.043   0.590  U1/U1_2/Mmux_ALU_data_B201 (U1/U1_2/ALU_data_B<27>)
     LUT6:I2->O            4   0.043   0.367  U1/U1_2/U1_1/Sh261 (U1/U1_2/U1_1/Sh26)
     LUT6:I5->O            5   0.043   0.373  U1/U1_2/U1_1/Sh5811 (U1/U1_2/U1_1/Sh581)
     LUT6:I5->O            1   0.043   0.522  U1/U1_2/U1_1/Mmux_res184_SW2 (N96)
     LUT6:I2->O            4   0.043   0.512  U1/U1_2/U1_1/Mmux_res184 (U1/U1_2/res<26>)
     LUT3:I0->O            1   0.043   0.350  U1/U1_2/U1_1/zero<31>1_SW0 (N242)
     LUT6:I5->O            1   0.043   0.495  U1/U1_2/U1_1/zero<31>8_SW1 (N210)
     LUT6:I3->O           32   0.043   0.480  U1/U1_2/PC_CE (U1/U1_2/PC_CE)
     LUT3:I2->O            1   0.043   0.000  U1/U1_2/PC/Q_1_rstpot (U1/U1_2/PC/Q_1_rstpot)
     FDC:D                    -0.000          U1/U1_2/PC/Q_1
    ----------------------------------------
    Total                      5.842ns (0.713ns logic, 5.129ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 2.840ns (frequency: 352.149MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               1.420ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_0 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.240   0.507  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     begin scope: 'U10:counter_ch<1>'
     LUT3:I0->O           32   0.043   0.469  _n0094<1>11 (_n0094<1>1)
     FDCE:CE                   0.161          counter0_Lock_0
    ----------------------------------------
    Total                      1.420ns (0.444ns logic, 0.976ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 1.958ns (frequency: 510.778MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               1.958ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  counter0_0 (counter_out<0>)
     LUT1:I0->O            1   0.043   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.350  Msub_counter0[32]_GND_1_o_sub_26_OUT_xor<32> (counter0[32]_GND_1_o_sub_26_OUT<32>)
     LUT6:I5->O            1   0.043   0.000  Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT261 (counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          counter0_32
    ----------------------------------------
    Total                      1.958ns (1.240ns logic, 0.717ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 95031 / 8
-------------------------------------------------------------------------
Offset:              7.230ns (Levels of Logic = 16)
  Source:            U1/U11/state_FSM_FFd3 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/U11/state_FSM_FFd3 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             36   0.236   0.626  U1/U11/state_FSM_FFd3 (U1/U11/state_FSM_FFd3)
     LUT4:I1->O           82   0.043   0.742  U1/U1_2/Mmux_M_addr251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.230ns (1.033ns logic, 6.197ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 1087 / 19
-------------------------------------------------------------------------
Offset:              5.448ns (Levels of Logic = 15)
  Source:            U7/LED_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      IO_clk falling

  Data Path: U7/LED_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.410  LED_8 (LED_out<8>)
     end scope: 'U7:LED_out<8>'
     begin scope: 'U4:led_out<8>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.448ns (0.951ns logic, 4.497ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.573ns (Levels of Logic = 15)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_8 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  counter0_24 (counter_out<24>)
     end scope: 'U10:counter_out<24>'
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.573ns (0.947ns logic, 4.626ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4844 / 17
-------------------------------------------------------------------------
Offset:              5.453ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.453ns (0.945ns logic, 4.508ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    6.087|    5.842|    5.579|         |
IO_clk         |         |    0.693|         |         |
U1/PCSource<0> |         |    2.713|         |         |
U8/clkdiv_8    |    0.824|         |         |         |
clk_100mhz     |    1.083|         |    1.083|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    2.761|    2.225|    2.741|         |
IO_clk         |    1.876|    1.420|         |         |
U8/clkdiv_8    |    1.237|         |         |         |
clk_100mhz     |    1.720|         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
clk_100mhz     |    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/PCSource<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    0.598|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    1.903|         |         |         |
U8/clkdiv_8    |    1.958|         |         |         |
clk_100mhz     |    1.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    6.606|    5.807|         |         |
IO_clk         |    4.164|    4.824|         |         |
M4/push        |    1.928|         |         |         |
U8/clkdiv_8    |    4.949|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk_100mhz     |    4.937|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.19 secs
 
--> 

Total memory usage is 463324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :   10 (   0 filtered)

