
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036950                       # Number of seconds simulated
sim_ticks                                 36950033898                       # Number of ticks simulated
final_tick                               566514413835                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 258580                       # Simulator instruction rate (inst/s)
host_op_rate                                   326311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2161851                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929004                       # Number of bytes of host memory used
host_seconds                                 17091.85                       # Real time elapsed on the host
sim_insts                                  4419606985                       # Number of instructions simulated
sim_ops                                    5577254651                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2357632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2494976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       569088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1249408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6678016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2190336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2190336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9761                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52172                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17112                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17112                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63805950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67522969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15401556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33813447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180730984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59278322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59278322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59278322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63805950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67522969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15401556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33813447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              240009306                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88609195                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31002393                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439697                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017443                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12995465                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12081123                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156862                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87123                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32031867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170360794                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31002393                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15237985                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36605774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819155                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8096508                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663004                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85503554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48897780     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657840      4.28%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200964      3.74%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437977      4.02%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004439      3.51%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1567906      1.83%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024861      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2711997      3.17%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17999790     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85503554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349878                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922609                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33689410                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7678291                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34824800                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       548086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762958                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074430                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6569                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202065289                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51002                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762958                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35364827                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3920618                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1040908                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33663229                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2751006                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195201747                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11623                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1721647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          146                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271165317                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910243681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910243681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102906053                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33949                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7295708                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3259501                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184032665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147801442                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285392                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61124698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186882354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1865                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85503554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905391                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31253460     36.55%     36.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17855425     20.88%     57.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12017830     14.06%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638851      8.93%     80.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7521226      8.80%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4439386      5.19%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382236      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742566      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652574      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85503554                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083193     70.05%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204335     13.21%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258691     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121599643     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017466      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15736637     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8431674      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147801442                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668015                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546261                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010462                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382938087                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245192307                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149347703                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260322                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031256                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762958                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3145828                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162419                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184066574                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243385                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032967                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363321                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145222884                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14788364                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578554                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22980722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587694                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8192358                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638914                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143806328                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93721977                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261830110                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621291                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357950                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61648536                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042571                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76740596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31422426     40.95%     40.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454882     26.65%     67.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8382328     10.92%     78.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292006      5.59%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685892      4.80%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807726      2.36%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2004093      2.61%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010336      1.32%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3680907      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76740596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3680907                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257130145                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376912084                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3105641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886092                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886092                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128551                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128551                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655673354                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197069723                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189477860                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88609195                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30566812                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24843720                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2085791                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12915543                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11930198                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3224709                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88400                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30684665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169560234                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30566812                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15154907                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37287287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11203602                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7607345                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15025961                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       894490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84650417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.474303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47363130     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3278176      3.87%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2644015      3.12%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6436829      7.60%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1740197      2.06%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2243484      2.65%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625168      1.92%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910511      1.08%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18408907     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84650417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.344962                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.913574                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32098742                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7420333                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35858995                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242858                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9029480                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5219832                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41939                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202701129                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82361                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9029480                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34446528                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1539733                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2409720                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33697966                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3526982                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195568048                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32355                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1464273                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1093252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1661                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273831948                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912993676                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912993676                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167844943                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105986989                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40378                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22895                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9669426                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18227104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9291264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146983                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3049630                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184924528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146900341                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289939                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63862172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195126622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84650417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.735376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30175555     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17978555     21.24%     56.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11785127     13.92%     70.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8704861     10.28%     81.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7483692      8.84%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3872937      4.58%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3318104      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623816      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       707770      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84650417                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         858270     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173779     14.41%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173520     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122400684     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091233      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16258      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14584305      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7807861      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146900341                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.657845                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1205578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008207                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379946613                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248826296                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143158231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148105919                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       552613                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7180728                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2382833                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9029480                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         679202                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81741                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184963480                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       403328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18227104                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9291264                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22692                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2419708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144565369                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13684014                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2334969                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21287116                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20395164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7603102                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.631494                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143253068                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143158231                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93293134                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263380231                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.615614                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354215                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98329627                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120758308                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64206157                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2090480                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75620937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.596890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.131625                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30161106     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20608650     27.25%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8386746     11.09%     78.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4715796      6.24%     84.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3852238      5.09%     89.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1565109      2.07%     91.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1861425      2.46%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933205      1.23%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3536662      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75620937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98329627                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120758308                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17954804                       # Number of memory references committed
system.switch_cpus1.commit.loads             11046373                       # Number of loads committed
system.switch_cpus1.commit.membars              16258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17350724                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108807550                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2458445                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3536662                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257048740                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378964132                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3958778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98329627                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120758308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98329627                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.901144                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.901144                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.109700                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.109700                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650350101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197874492                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187052187                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88609195                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33047356                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26962670                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2206938                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14044886                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13028722                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3422254                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97114                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34259596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179529782                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33047356                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16450976                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38923008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11507333                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5852288                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16682081                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       854142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88317049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49394041     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3194026      3.62%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4774129      5.41%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3320362      3.76%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2319784      2.63%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2266761      2.57%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1379063      1.56%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2933099      3.32%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18735784     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88317049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372956                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026085                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35229591                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6092983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37170622                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       541983                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9281864                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5566574                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215047303                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9281864                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37198937                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         511574                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2734399                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35703399                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2886871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     208666481                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1205354                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       981801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    292701972                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    971356797                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    971356797                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180227789                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       112474123                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37576                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17973                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8556564                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19129127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9795788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116709                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3307038                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194462649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155371728                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       308531                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64799723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198297312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88317049                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759250                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913474                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32035806     36.27%     36.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17392386     19.69%     55.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12881919     14.59%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8419271      9.53%     80.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8406336      9.52%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4076148      4.62%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3608782      4.09%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       672293      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       824108      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88317049                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         847344     71.33%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167833     14.13%     85.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172698     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129977562     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1961833      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17903      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15273150      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8141280      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155371728                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753449                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1187875                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007645                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400556910                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259298662                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151073586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156559603                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486431                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7418279                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6478                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2348877                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9281864                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         264477                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50375                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194498528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       674399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19129127                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9795788                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17973                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1346378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1199122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2545500                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152517027                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14273294                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2854700                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22220595                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21675240                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7947301                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721233                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151138201                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151073586                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97890769                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278128876                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704943                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104789036                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129166981                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65331727                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2224633                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79035185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169653                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30689403     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22417113     28.36%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8464588     10.71%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4743603      6.00%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4033139      5.10%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1803889      2.28%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1728339      2.19%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1173040      1.48%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3982071      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79035185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104789036                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129166981                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19157755                       # Number of memory references committed
system.switch_cpus2.commit.loads             11710844                       # Number of loads committed
system.switch_cpus2.commit.membars              17904                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18740761                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116283446                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2671487                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3982071                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269551822                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          398285260                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 292146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104789036                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129166981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104789036                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845596                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845596                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182598                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182598                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684986738                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210177343                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197627894                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35808                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88609195                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31633748                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25745038                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2113967                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13474130                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12468706                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3258775                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93388                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34976092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172778103                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31633748                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15727481                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36308082                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10846281                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6027293                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17097257                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       849221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86007613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49699531     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1964393      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2552557      2.97%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3845578      4.47%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3735172      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2838269      3.30%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1687655      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2529645      2.94%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17154813     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86007613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357003                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.949889                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36130118                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5907555                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35000664                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       273404                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8695871                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5356625                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206719541                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8695871                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38045176                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050437                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2068304                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33314087                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2833732                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200708882                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          915                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1224992                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       889323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279677105                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    934760682                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    934760682                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173921858                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105755247                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42462                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23977                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8006326                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18603006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9857933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191281                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3492940                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186544313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150256332                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       279795                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60640023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184509450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86007613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747012                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894881                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30135175     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18827686     21.89%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12232737     14.22%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8252176      9.59%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7722901      8.98%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4131709      4.80%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3037145      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       911047      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       757037      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86007613                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         739402     69.39%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            11      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151912     14.26%     83.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174227     16.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125045180     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2123264      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16977      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14833831      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8237080      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150256332                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.695719                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1065552                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007092                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387865624                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247225586                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146044786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151321884                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       509635                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7126394                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          897                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2502029                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          493                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8695871                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         619936                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99558                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186584712                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1278975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18603006                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9857933                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23416                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          897                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1293668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1190281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2483949                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147386717                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13963399                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2869615                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22022815                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20644351                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8059416                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663334                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146083445                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146044786                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93843579                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263542260                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648190                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356086                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101856463                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125185736                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61399240                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2148826                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77311742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147950                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30061085     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22106771     28.59%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8125433     10.51%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4655307      6.02%     84.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3898376      5.04%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1959801      2.53%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1877500      2.43%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       815083      1.05%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3812386      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77311742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101856463                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125185736                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18832516                       # Number of memory references committed
system.switch_cpus3.commit.loads             11476612                       # Number of loads committed
system.switch_cpus3.commit.membars              16978                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17954647                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112837831                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2554287                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3812386                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260084332                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          381870337                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2601582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101856463                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125185736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101856463                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869942                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869942                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149502                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149502                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663243991                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201735682                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190904253                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33956                       # number of misc regfile writes
system.l20.replacements                         18430                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684271                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26622                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.703215                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.295334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.027829                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5433.177296                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2746.499541                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001013                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663230                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335266                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77589                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77589                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17878                       # number of Writeback hits
system.l20.Writeback_hits::total                17878                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77589                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77589                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77589                       # number of overall hits
system.l20.overall_hits::total                  77589                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18419                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18430                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18419                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18430                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18419                       # number of overall misses
system.l20.overall_misses::total                18430                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3113647501                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3114736386                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3113647501                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3114736386                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3113647501                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3114736386                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96008                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96019                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17878                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17878                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96008                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96019                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96008                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96019                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191849                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191941                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191849                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191941                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191849                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191941                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169045.415115                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169003.602062                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169045.415115                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169003.602062                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169045.415115                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169003.602062                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4265                       # number of writebacks
system.l20.writebacks::total                     4265                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18419                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18430                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18419                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18430                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18419                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18430                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2903882766                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2904847021                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2903882766                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2904847021                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2903882766                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2904847021                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191849                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191941                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191849                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191941                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191849                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191941                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157656.917639                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157615.139501                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157656.917639                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157615.139501                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157656.917639                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157615.139501                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19506                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          738468                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27698                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.661420                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.508507                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.393031                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3464.874614                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4515.223849                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000902                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.422958                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.551175                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52079                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52079                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19446                       # number of Writeback hits
system.l21.Writeback_hits::total                19446                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52079                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52079                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52079                       # number of overall hits
system.l21.overall_hits::total                  52079                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19492                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19505                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19492                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19505                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19492                       # number of overall misses
system.l21.overall_misses::total                19505                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1482583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3261313828                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3262796411                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1482583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3261313828                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3262796411                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1482583                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3261313828                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3262796411                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71571                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71584                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19446                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19446                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71571                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71584                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71571                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71584                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272345                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.272477                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272345                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.272477                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272345                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.272477                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 167315.505233                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167280.000564                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 167315.505233                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167280.000564                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 167315.505233                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167280.000564                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3519                       # number of writebacks
system.l21.writebacks::total                     3519                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19492                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19505                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19492                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19505                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19492                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19505                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3034796873                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3036123961                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3034796873                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3036123961                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3034796873                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3036123961                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272345                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.272477                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272345                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.272477                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272345                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.272477                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155694.483532                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155658.752166                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155694.483532                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155658.752166                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155694.483532                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155658.752166                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4463                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          317676                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12655                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.102805                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.315003                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997224                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2152.586153                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5641.101620                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001831                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.262767                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.688611                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30106                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30106                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9833                       # number of Writeback hits
system.l22.Writeback_hits::total                 9833                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30106                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30106                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30106                       # number of overall hits
system.l22.overall_hits::total                  30106                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4446                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4463                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4446                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4463                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4446                       # number of overall misses
system.l22.overall_misses::total                 4463                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3643060                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    723160509                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      726803569                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3643060                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    723160509                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       726803569                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3643060                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    723160509                       # number of overall miss cycles
system.l22.overall_miss_latency::total      726803569                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34552                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34569                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9833                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9833                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34552                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34569                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34552                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34569                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128676                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129104                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128676                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129104                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128676                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129104                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162654.185560                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162850.900515                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162654.185560                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162850.900515                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 214297.647059                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162654.185560                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162850.900515                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2925                       # number of writebacks
system.l22.writebacks::total                     2925                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4446                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4463                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4446                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4463                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4446                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4463                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    672467351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    675915605                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    672467351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    675915605                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3448254                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    672467351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    675915605                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128676                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129104                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128676                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129104                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128676                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129104                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151252.215700                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151448.712749                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151252.215700                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151448.712749                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 202838.470588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151252.215700                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151448.712749                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9775                       # number of replacements
system.l23.tagsinuse                      8191.983961                       # Cycle average of tags in use
system.l23.total_refs                          560387                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17967                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.189792                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          359.102471                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.814891                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4033.411605                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3791.654994                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043836                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000954                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492360                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462849                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43392                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43392                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25672                       # number of Writeback hits
system.l23.Writeback_hits::total                25672                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43392                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43392                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43392                       # number of overall hits
system.l23.overall_hits::total                  43392                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9758                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9771                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9761                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9774                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9761                       # number of overall misses
system.l23.overall_misses::total                 9774                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1435249024                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1438598696                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       200178                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       200178                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1435449202                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1438798874                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1435449202                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1438798874                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53150                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53163                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25672                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25672                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53153                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53166                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53153                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53166                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183594                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183793                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183640                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183839                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183640                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183839                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147084.343513                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147231.470269                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66726                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66726                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147059.645733                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147206.760180                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147059.645733                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147206.760180                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6403                       # number of writebacks
system.l23.writebacks::total                     6403                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9758                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9771                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9761                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9774                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9761                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9774                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1323846200                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1327047924                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       165436                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       165436                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1324011636                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1327213360                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1324011636                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1327213360                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183594                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183793                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183640                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183839                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183640                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183839                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135667.780283                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135814.954866                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 55145.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 55145.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135643.032066                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135790.194393                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135643.032066                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135790.194393                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996372                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670654                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843322.421053                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15662993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15662993                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15662993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15662993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15662993                       # number of overall hits
system.cpu0.icache.overall_hits::total       15662993                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96008                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191889160                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96264                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.363667                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482877                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517123                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11624842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11624842                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17069                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17069                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19334247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19334247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19334247                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19334247                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358987                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358987                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358987                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358987                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17873916089                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17873916089                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11202979                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11202979                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17885119068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17885119068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17885119068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17885119068                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11983709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11983709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029946                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029946                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49806.519098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49806.519098                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93358.158333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93358.158333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49821.077276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49821.077276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49821.077276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49821.077276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17878                       # number of writebacks
system.cpu0.dcache.writebacks::total            17878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262859                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262859                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262979                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262979                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96008                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96008                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96008                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96008                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96008                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3772094282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3772094282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3772094282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3772094282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3772094282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3772094282                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004875                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004875                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39289.374656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39289.374656                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39289.374656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39289.374656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39289.374656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39289.374656                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996652                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020106698                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056666.729839                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996652                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15025943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15025943                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15025943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15025943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15025943                       # number of overall hits
system.cpu1.icache.overall_hits::total       15025943                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2049316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2049316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15025961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15025961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15025961                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15025961                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15025961                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15025961                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181036558                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2520.452727                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.702509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.297491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10388481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10388481                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6875915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6875915                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22344                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17264396                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17264396                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17264396                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17264396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156920                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156920                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156920                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156920                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156920                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10759146093                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10759146093                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10759146093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10759146093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10759146093                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10759146093                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10545401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10545401                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6875915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6875915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17421316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17421316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17421316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17421316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014880                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014880                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009007                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68564.530289                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68564.530289                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 68564.530289                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68564.530289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 68564.530289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68564.530289                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19446                       # number of writebacks
system.cpu1.dcache.writebacks::total            19446                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85349                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85349                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85349                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71571                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3676456548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3676456548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3676456548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3676456548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3676456548                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3676456548                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51367.963952                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51367.963952                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51367.963952                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51367.963952                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51367.963952                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51367.963952                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.040893                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023032627                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209573.708423                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.040893                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025707                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740450                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16682062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16682062                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16682062                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16682062                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16682062                       # number of overall hits
system.cpu2.icache.overall_hits::total       16682062                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4010894                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4010894                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4010894                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4010894                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4010894                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4010894                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16682081                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16682081                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16682081                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16682081                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16682081                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16682081                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 211099.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 211099.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 211099.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 211099.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3660381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3660381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3660381                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3660381                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 215316.529412                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 215316.529412                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34552                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165453832                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34808                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4753.327741                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.061996                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.938004                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902586                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097414                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10866184                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10866184                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7411104                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7411104                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17938                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17938                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17904                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17904                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18277288                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18277288                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18277288                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18277288                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69555                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69555                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69555                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69555                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2763510826                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2763510826                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2763510826                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2763510826                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2763510826                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2763510826                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10935739                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10935739                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7411104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7411104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18346843                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18346843                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18346843                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18346843                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39731.303659                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39731.303659                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39731.303659                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39731.303659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39731.303659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39731.303659                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9833                       # number of writebacks
system.cpu2.dcache.writebacks::total             9833                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35003                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35003                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35003                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34552                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34552                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34552                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    959359757                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    959359757                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    959359757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    959359757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    959359757                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    959359757                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27765.679469                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27765.679469                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27765.679469                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27765.679469                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27765.679469                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27765.679469                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996877                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020320660                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057098.104839                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996877                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17097239                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17097239                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17097239                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17097239                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17097239                       # number of overall hits
system.cpu3.icache.overall_hits::total       17097239                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17097257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17097257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17097257                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17097257                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17097257                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17097257                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53153                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174444500                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53409                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3266.200453                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232613                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767387                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10623611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10623611                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7316823                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7316823                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17927                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17940434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17940434                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17940434                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17940434                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134011                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134011                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4102                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4102                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138113                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138113                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138113                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138113                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7551134752                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7551134752                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    509452074                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    509452074                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8060586826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8060586826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8060586826                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8060586826                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10757622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10757622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7320925                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7320925                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18078547                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18078547                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18078547                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18078547                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000560                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000560                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007640                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007640                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56347.126370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56347.126370                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124196.019990                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124196.019990                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58362.260077                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58362.260077                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58362.260077                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58362.260077                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2254698                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 107366.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25672                       # number of writebacks
system.cpu3.dcache.writebacks::total            25672                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80861                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80861                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4099                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4099                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84960                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84960                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53150                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53150                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1799912676                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1799912676                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       203178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       203178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1800115854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1800115854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1800115854                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1800115854                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33864.772832                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33864.772832                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        67726                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        67726                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33866.683988                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33866.683988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33866.683988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33866.683988                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
