<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: dwcotg_dev_global_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dwcotg_dev_global_regs_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="dwcotg__regs_8h_source.html">dwcotg_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8d2b5183381e7ea57cb0a920992cf5b5"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a8d2b5183381e7ea57cb0a920992cf5b5">dcfg</a></td></tr>
<tr class="separator:a8d2b5183381e7ea57cb0a920992cf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89629aee8a17595cd213d6c2d8c75d"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a4f89629aee8a17595cd213d6c2d8c75d">dctl</a></td></tr>
<tr class="separator:a4f89629aee8a17595cd213d6c2d8c75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b261d252aab779c688617b59f8cb3e2"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a3b261d252aab779c688617b59f8cb3e2">dsts</a></td></tr>
<tr class="separator:a3b261d252aab779c688617b59f8cb3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c1213918a8d519e5cdae7f5baf529d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a85c1213918a8d519e5cdae7f5baf529d">unused</a></td></tr>
<tr class="separator:a85c1213918a8d519e5cdae7f5baf529d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ceceb3c9d4169c6161afc613810d42"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a27ceceb3c9d4169c6161afc613810d42">diepmsk</a></td></tr>
<tr class="separator:a27ceceb3c9d4169c6161afc613810d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68141a67d653ab8f6fa6330a6fad3f9b"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a68141a67d653ab8f6fa6330a6fad3f9b">doepmsk</a></td></tr>
<tr class="separator:a68141a67d653ab8f6fa6330a6fad3f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5a70cfefbbac2056883485c028c8c4"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#aee5a70cfefbbac2056883485c028c8c4">daint</a></td></tr>
<tr class="separator:aee5a70cfefbbac2056883485c028c8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247225de761686254e36de4a2d2c40d8"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a247225de761686254e36de4a2d2c40d8">daintmsk</a></td></tr>
<tr class="separator:a247225de761686254e36de4a2d2c40d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab776ee45ab579279ecf118166d9d46e0"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#ab776ee45ab579279ecf118166d9d46e0">dtknqr1</a></td></tr>
<tr class="separator:ab776ee45ab579279ecf118166d9d46e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10780ea9bf5cf24cef3434fe48624ca3"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a10780ea9bf5cf24cef3434fe48624ca3">dtknqr2</a></td></tr>
<tr class="separator:a10780ea9bf5cf24cef3434fe48624ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703b0982be978294f8f159d6f7742179"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a703b0982be978294f8f159d6f7742179">dvbusdis</a></td></tr>
<tr class="separator:a703b0982be978294f8f159d6f7742179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d797c8429644cbe2fbd0164cd5cb272"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a7d797c8429644cbe2fbd0164cd5cb272">dvbuspulse</a></td></tr>
<tr class="separator:a7d797c8429644cbe2fbd0164cd5cb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc35d6c84775664cfa7b26f4448d7e59"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#abc35d6c84775664cfa7b26f4448d7e59">dtknqr3_dthrctl</a></td></tr>
<tr class="separator:abc35d6c84775664cfa7b26f4448d7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e63f40c8513ca83dc5952d7fd56ba1"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#ab6e63f40c8513ca83dc5952d7fd56ba1">dtknqr4_fifoemptymsk</a></td></tr>
<tr class="separator:ab6e63f40c8513ca83dc5952d7fd56ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c6d4cc021f2f6614e3343969bdad81"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a87c6d4cc021f2f6614e3343969bdad81">deachint</a></td></tr>
<tr class="separator:a87c6d4cc021f2f6614e3343969bdad81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4498d35688de346aa71a6f184fd182"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#a8d4498d35688de346aa71a6f184fd182">deachintmsk</a></td></tr>
<tr class="separator:a8d4498d35688de346aa71a6f184fd182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af630680645952e7e972ec351e430c3e5"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#af630680645952e7e972ec351e430c3e5">diepeachintmsk</a> [<a class="el" href="dwcotg__regs_8h.html#aa09ec8a338bfadbc936e3ff252dab679">MAX_EPS_CHANNELS</a>]</td></tr>
<tr class="separator:af630680645952e7e972ec351e430c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7865bc0c58e24e531953662fe8c61eb"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__dev__global__regs__t.html#af7865bc0c58e24e531953662fe8c61eb">doepeachintmsk</a> [<a class="el" href="dwcotg__regs_8h.html#aa09ec8a338bfadbc936e3ff252dab679">MAX_EPS_CHANNELS</a>]</td></tr>
<tr class="separator:af7865bc0c58e24e531953662fe8c61eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Device Global Registers. <em>Offsets 800h-BFFh</em></p>
<p>The following structures define the size and relative field offsets for the Device Mode Registers.</p>
<p><em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8d2b5183381e7ea57cb0a920992cf5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2b5183381e7ea57cb0a920992cf5b5">&#9670;&nbsp;</a></span>dcfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dcfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Configuration Register. <em>Offset 800h</em> </p>

</div>
</div>
<a id="a4f89629aee8a17595cd213d6c2d8c75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f89629aee8a17595cd213d6c2d8c75d">&#9670;&nbsp;</a></span>dctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Control Register. <em>Offset: 804h</em> </p>

</div>
</div>
<a id="a3b261d252aab779c688617b59f8cb3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b261d252aab779c688617b59f8cb3e2">&#9670;&nbsp;</a></span>dsts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dsts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Status Register (Read Only). <em>Offset: 808h</em> </p>

</div>
</div>
<a id="a85c1213918a8d519e5cdae7f5baf529d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c1213918a8d519e5cdae7f5baf529d">&#9670;&nbsp;</a></span>unused</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::unused</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved. <em>Offset: 80Ch</em> </p>

</div>
</div>
<a id="a27ceceb3c9d4169c6161afc613810d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ceceb3c9d4169c6161afc613810d42">&#9670;&nbsp;</a></span>diepmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::diepmsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device IN Endpoint Common Interrupt Mask Register. <em>Offset: 810h</em> </p>

</div>
</div>
<a id="a68141a67d653ab8f6fa6330a6fad3f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68141a67d653ab8f6fa6330a6fad3f9b">&#9670;&nbsp;</a></span>doepmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::doepmsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device OUT Endpoint Common Interrupt Mask Register. <em>Offset: 814h</em> </p>

</div>
</div>
<a id="aee5a70cfefbbac2056883485c028c8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5a70cfefbbac2056883485c028c8c4">&#9670;&nbsp;</a></span>daint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::daint</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device All Endpoints Interrupt Register. <em>Offset: 818h</em> </p>

</div>
</div>
<a id="a247225de761686254e36de4a2d2c40d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247225de761686254e36de4a2d2c40d8">&#9670;&nbsp;</a></span>daintmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::daintmsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device All Endpoints Interrupt Mask Register. <em>Offset: 81Ch</em> </p>

</div>
</div>
<a id="ab776ee45ab579279ecf118166d9d46e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab776ee45ab579279ecf118166d9d46e0">&#9670;&nbsp;</a></span>dtknqr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dtknqr1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device IN Token Queue Read Register-1 (Read Only). <em>Offset: 820h</em> </p>

</div>
</div>
<a id="a10780ea9bf5cf24cef3434fe48624ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10780ea9bf5cf24cef3434fe48624ca3">&#9670;&nbsp;</a></span>dtknqr2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dtknqr2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device IN Token Queue Read Register-2 (Read Only). <em>Offset: 824h</em> </p>

</div>
</div>
<a id="a703b0982be978294f8f159d6f7742179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703b0982be978294f8f159d6f7742179">&#9670;&nbsp;</a></span>dvbusdis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dvbusdis</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device VBUS discharge Register. <em>Offset: 828h</em> </p>

</div>
</div>
<a id="a7d797c8429644cbe2fbd0164cd5cb272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d797c8429644cbe2fbd0164cd5cb272">&#9670;&nbsp;</a></span>dvbuspulse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dvbuspulse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device VBUS Pulse Register. <em>Offset: 82Ch</em> </p>

</div>
</div>
<a id="abc35d6c84775664cfa7b26f4448d7e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc35d6c84775664cfa7b26f4448d7e59">&#9670;&nbsp;</a></span>dtknqr3_dthrctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dtknqr3_dthrctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device IN Token Queue Read Register-3 (Read Only). / Device Thresholding control register (Read/Write) <em>Offset: 830h</em> </p>

</div>
</div>
<a id="ab6e63f40c8513ca83dc5952d7fd56ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e63f40c8513ca83dc5952d7fd56ba1">&#9670;&nbsp;</a></span>dtknqr4_fifoemptymsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::dtknqr4_fifoemptymsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device IN Token Queue Read Register-4 (Read Only). / Device IN EPs empty Inr. Mask Register (Read/Write) <em>Offset: 834h</em> </p>

</div>
</div>
<a id="a87c6d4cc021f2f6614e3343969bdad81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c6d4cc021f2f6614e3343969bdad81">&#9670;&nbsp;</a></span>deachint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::deachint</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Each Endpoint Interrupt Register (Read Only). / <em>Offset: 838h</em> </p>

</div>
</div>
<a id="a8d4498d35688de346aa71a6f184fd182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4498d35688de346aa71a6f184fd182">&#9670;&nbsp;</a></span>deachintmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::deachintmsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Each Endpoint Interrupt mask Register (Read/Write). / <em>Offset: 83Ch</em> </p>

</div>
</div>
<a id="af630680645952e7e972ec351e430c3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af630680645952e7e972ec351e430c3e5">&#9670;&nbsp;</a></span>diepeachintmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::diepeachintmsk[<a class="el" href="dwcotg__regs_8h.html#aa09ec8a338bfadbc936e3ff252dab679">MAX_EPS_CHANNELS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Each In Endpoint Interrupt mask Register (Read/Write). / <em>Offset: 840h</em> </p>

</div>
</div>
<a id="af7865bc0c58e24e531953662fe8c61eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7865bc0c58e24e531953662fe8c61eb">&#9670;&nbsp;</a></span>doepeachintmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_dev_global_regs_t::doepeachintmsk[<a class="el" href="dwcotg__regs_8h.html#aa09ec8a338bfadbc936e3ff252dab679">MAX_EPS_CHANNELS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Each Out Endpoint Interrupt mask Register (Read/Write). / <em>Offset: 880h</em> </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
