// Seed: 2274465727
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign id_0 = -1;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    output wor id_5,
    input wire id_6
    , id_24,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    output logic id_13,
    output tri1 id_14,
    output supply1 id_15,
    output uwire id_16,
    output tri0 id_17,
    input wand id_18,
    input logic id_19,
    output wor id_20,
    input tri0 id_21,
    input tri0 id_22
);
  always id_24 = id_24.id_19;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_7,
      id_6,
      id_16
  );
  final id_13 = 1;
  assign id_5 = 1'b0;
endmodule
