

================================================================
== Vivado HLS Report for 'execute_entry206'
================================================================
* Date:           Thu Jan  9 23:44:20 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: StgValue_2 (12)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: size_read (13)  [1/1] 0.00ns
entry:1  %size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)

ST_1: p_read_1 (14)  [1/1] 0.00ns
entry:2  %p_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_read3)

ST_1: p_read_2 (15)  [1/1] 0.00ns
entry:3  %p_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_read2)

ST_1: p_read_3 (16)  [1/1] 0.00ns
entry:4  %p_read_3 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_read1)

ST_1: p_read_4 (17)  [1/1] 0.00ns
entry:5  %p_read_4 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_read)

ST_1: StgValue_8 (18)  [1/1] 3.00ns
entry:6  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowBegin_V_out, i27 %p_read_4)

ST_1: StgValue_9 (19)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (20)  [1/1] 3.00ns
entry:8  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowEnd_V_out, i27 %p_read_3)

ST_1: StgValue_11 (21)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (22)  [1/1] 3.00ns
entry:10  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %p_read_2)

ST_1: StgValue_13 (23)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_14 (24)  [1/1] 3.00ns
entry:12  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %p_read_1)

ST_1: StgValue_15 (25)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %size_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_16 (26)  [1/1] 3.00ns
entry:14  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %size_out, i32 %size_read)

ST_1: StgValue_17 (27)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %size_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (28)  [1/1] 3.00ns
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %size_out1, i32 %size_read)

ST_1: StgValue_19 (29)  [1/1] 0.00ns
entry:17  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read on port 'size' [13]  (0 ns)
	fifo write on port 'size_out' [26]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
